Freescale Semiconductor MPC8272ADS User Manual page 78

COP/JTAG Port
additional signals aiding in system debug. The pinout of this connector, which is a general
Motorola recommendation for including a COP/JTAG port in a design, is shown in
Figure 5-11 and detailed in Table 5-20.
Table 5-20. COP/JTAG Port Signals Description
Pin No. Signal Name
1 TDO
2 N.C.
3 TDI
4 TRST
5 QREQ
6 V3.3
7 TCK
8 N.C.
1
TDO
3
TDI
5
QREQ
7
TCK
9
TMS
11
SRESET
13
HRESET
15
CKSTP_OUT
Figure 5-11. COP/JTAG Port Connector
Attribute
O Transmit Data Out. This the JTAG's serial data output driven by
Falling edge of TCK.
- Not Connected.
I Transmit Data In. This is the JTAG serial data input, sampled by
the PowerQUICC II on the rising edge of TCK. This line is pulled
up internally by the PowerQUICC II.
I Test port Reset (L). When this signal is active (Low), it resets the
JTAG logic. This line is pull-down on the MPC8272ADS with a
1KΩ resistor, to provide constant reset of the JTAG logic.
O Quiescent Request (L). When asserted (low), this line indicates
that the PowerQUICC II desires to enter low-power mode. This
signal may be required by a debug station.
O 3.3V power supply bus.
I Test port Clock. This clock shifts in / out data to / from the
PowerQUICC II JTAG port. Data is driven on the falling edge of
TCK and is sampled both internally and externally on it's rising
edge.
TCK is pulled up internally by the PowerQUICC II.
- Not Connected.
MPC8272ADS User Guide
2
N.C.
4
TRST
6
V3.3
8
N.C.
10
N.C.
12
GND
14
"KEY"
16
GND
Description