Freescale Semiconductor MPC8272ADS User Manual page 117

Table of Contents

Advertisement

Table 8-8. P2
Pin No.
Signal Name
D4
EXPWE0#
D5
EXPWE1#
D6
GND
D7
EXPGL0#
D8
EXPGL1#
D9
EXPGL2#
D10
EXPGL3#
D11
EXPGL4#
D12
EXPGL5#
D13
GND
D14
EXPALE
D15
EXPCTL0
System Expansion Connector (continued)
Attribute
O
Expansion Write Enable (0:1) (L). These are buffered GPCM Write
Enable lines (0:1). They are meant to qualify writes to GPCM
controlled 8/16 data bus width memory devices. This to provide
eased access to various communication transceivers.
EXPWE0# controls EXPD(0:7) while EXPWE1# controls
EXPD(8:15). These lines may also function as UPM controlled
Byte Select Lines, which allow control over almost any type of
memory device.
O
Digital Ground. Connected to main GND plane of the ADS.
O
Expansion General Purpose Lines (0:5) (L). These are buffered
GPL(0:5)# lines which assist UPM control over memory device if
necessary. These are output only signals and therefore, do not
support H/W controlled UPM waits.
O
Digital Ground. Connected to main GND plane of the ADS.
O
Expansion address latch enable (H). This is the buffered
PowerQUICC II's ALE, provided for expansion board's use.
O
Expansion control line 0. This line is a buffered version of
PowerQUICC II's BCTL0 (Bus Control Line 0) which serves as
W/R#, provided for expansion board's use.
Chapter 8. Support
Interconnect Signals
Description

Advertisement

Table of Contents
loading

Table of Contents