HP 64767 User Manual page 478

Emulation/analysis
Table of Contents

Advertisement

Chapter 14: Specifications and Characteristics
Emulator Specifications and Characteristics
AC Specifications:
Read data setup time (Tdvcl)
Read data hold time (Tcldx)
Address valid delay (Tclav)
Data valid delay (Tcldv)
Address valid to ALE low (Tavll)
Address valid to clock high (Tavch)
Address float delay (Tclaz)
Address float to LRD active (Tazrl)
Data valid delay (Tcldv)
CLKOUT frequency
Note: A target system NMI request may be delayed by two clock cycles while
running user code or indefinitely while running in the background monitor.
Electrical Characteristics of the HP 64700
The electrical characteristics of the HP 64700 communication ports are as follows.
Communications
Serial Port
BNC (labeled
TRIGGER
IN/OUT)
478
Min
15 ns
8 ns
4 ns
4 ns
(Tclch - 15 ns)
-5 ns
-10 ns
4 ns
1 MHz
RS-232-C DCE or DTE to 38.4 Kbaud.
RS-422 DCE to 460.8 Kbaud.
Input. The signal must drive approximately 4 mA at 2 V. Edge
Sensitive. Minimum pulse width is approximately 25 ns.
Output. Driven active high only; equals +2.4V into a 50 ohm
load.
Max
32 ns
32 ns
30 ns
32 ns
20 MHz

Advertisement

Table of Contents
loading

This manual is also suitable for:

80186/8/xl/ea/eb

Table of Contents