Toshiba TMP91C815F Data Book page 130

16bit micro controller tlcs-900/l1 series
Table of Contents

Advertisement

Table 3.9.3 Transfer rate selection
(when baud rate generator Is used and BR0CR <BR0ADDE> = 0)
fc [MHz]
Frequency Divider
9.830400
12.288000
14.745600
(note1): Transfer rates in I/O Interface Mode are eight times faster than the values given above.
(note2): The values in this table are calculated for when fc is selected as the system clock, the clock gear is set
for fc/1 and the system clock is the prescaler clock input f
Table 3.9.4 UART baud rate selection
(When TMRA0 with input Clock φT1 is used)
fc
12.288
MHz
TA0REG0
1H
96
2H
48
3H
32
4H
24
5H
19.2
8H
12
AH
9.6
10H
6
14H
4.8
Method for calculating the transfer rate (when TMRA0 is used):
Clock frequency determined by SYSCR0<PRCK1, PRCK0>
Transfer rate =
(note1): The TMRA0 match detect signal cannot be used as the transfer clock in I/O Interface Mode.
(note2): The values in this table are calculated for when fc is selected as the system clock, the clock gear is set
for fc/1 and the system clock is the prescaler clock input f
Input Clock
φT0
2
76.800
4
38.400
8
19.200
0
9.600
5
38.400
A
19.200
2
115.200
3
76.800
6
38.400
C
19.200
12
9.8304
MHz
MHz
76.8
38.4
31.25
19.2
9.6
4.8
TA0REG × 8 × 16
91C815-
127
φT2
φT8
19.200
4.800
9.600
2.400
4.800
1.200
2.400
0.600
9.600
2.400
4.800
1.200
19.200
4.800
9.600
2.400
4.800
1.200
.
FPH
Unit (kbps)
8
6.144
MHz
MHz
62.5
48
31.25
24
16
12
9.6
6
4.8
3
2.4
(when TMRA0 (input clock PHI_T1) is used)
.
FPH
TMP91C815
Unit (kbps)
φT32
1.200
0.600
0.300
0.150
0.600
0.300
1200
0.600
0.300

Advertisement

Table of Contents
loading

Table of Contents