Mitsubishi Electric MELSEC iQ-R Series User Manual page 359

Communication using CPU buffer memory and fixed scan communication area
This section describes the communication using CPU buffer memory and fixed scan communication area.
■Available area for communication
The following area can be used for communication.
Area Description
CPU buffer memory All the CPU buffer memory area except for the refresh area is available. The start address of the available area for each CPU
module varies depending on the refresh settings. The end address of the area is fixed by CPU module models.
Fixed scan communication All the fixed scan communication area except for the refresh area is available. The start address of the available area for each
area CPU module is HG0 and the end address varies depending on the refresh settings.
■Instructions to be used for communication
Communication with each CPU module is enabled by issuing the following read/write instructions to each area.
• Write instruction: the instructions using the CPU buffer memory access device
• Read instruction: the instructions using the CPU buffer memory access device
*1 Specify "U3En\G" when accessing the CPU buffer memory and "U3En\HG" when accessing the fixed scan communication area.
■Data communication behavior
• When using an area within the CPU buffer memory
Data written to the area within the CPU buffer memory on the host CPU module using the write instruction can be read by
other CPU modules using the read instruction. Unlike the refresh, data registered during the instruction execution can be
directly read.
Ex.
When data written to the CPU buffer memory on the CPU No.1 using the write instruction is read by CPU No.2 using the read
instruction:
CPU No.1
CPU buffer memory
Data written using a write instruction
Refresh area
1
Write using a write instruction
Program
Execution of a write instruction
CPU No.1
Device 1
U3E0\G1000
D0
Program
SM400
Read using
2
a read instruction
Send data Send data
of CPU No.1 of CPU No.1
Send program
MOV D0 U3E0\G1000
*1
and the TO/DTO instruction
*1
and the FROM/DFROM instruction
CPU No.2
CPU buffer memory
Refresh area
Program
Execution of a read instruction
CPU No.2
Device
2
D100
Receive program
Program
SM400
MOV U3E0\G1000 D100
23 MULTIPLE CPU SYSTEM FUNCTION
23.4 Data Communication Between CPU Modules
23
357