Mitsubishi Electric MELSEC iQ-R Series User Manual page 355

Process cpu module
Hide thumbs Also See for MELSEC iQ-R Series:
Table of Contents

Advertisement

■Refresh using CPU buffer memory
At the END processing of the host CPU module, device data of the host CPU module is written to the refresh area within the
CPU buffer memory on the host CPU module. The data written to the refresh area is transferred to the device of another CPU
module at the END processing of another CPU module.
Ex.
When CPU No.1 refreshes 32 points (B0 to B1F) and CPU No.2 refreshes 32 points (B20 to B3F):
CPU No.1
CPU buffer memory
Refresh area
Write with END processing of CPU No.1
Device
B0 to B1F (for CPU No.1)
B20 to B3F (for CPU No.2)
■Refresh using fixed scan communication areas
At the period specified in the fixed scan communication setting, the device data of the host CPU module is written to the
refresh area within the fixed scan communication area of the host CPU module. The data written to the refresh area is sent to
the refresh area within the fixed scan communication area of another CPU, which in turn reads the transferred data into the
device.
Ex.
When CPU No.1 refreshes 32 points (B0 to B1F) and CPU No.2 refreshes 32 points (B20 to B3F):
CPU No.1
CPU buffer memory
Fixed scan communication area of CPU No.1
Refresh area
Fixed scan communication area of CPU No.2
Refresh area
The data is written to the refresh area.
The data is read from the refresh area.
Device
B0 to B1F (for CPU No.1)
B20 to B3F (for CPU No.2)
Read with END
processing of
CPU No.2
Read with END
processing of
CPU No.1
The data is sent to
Fixed scan communication area of CPU No.1
CPU No.2.
The data is sent to
Fixed scan communication area of CPU No.2
CPU No.1.
23.4 Data Communication Between CPU Modules
CPU No.2
CPU buffer memory
Refresh area
Write with END processing of CPU No.2
Device
B0 to B1F (for CPU No.1)
B20 to B3F (for CPU No.2)
CPU No.2
CPU buffer memory
Refresh area
Refresh area
The data is written to the refresh area.
The data is read from the refresh area.
Device
B0 to B1F (for CPU No.1)
B20 to B3F (for CPU No.2)
23 MULTIPLE CPU SYSTEM FUNCTION
23
353

Advertisement

Table of Contents
loading

Table of Contents