Pcie Interfaces - Quectel Smart Module Series Hardware Design

3.11. PCIe Interfaces

SA800U-WF provides two PCIe interfaces. PCIe0 is a Gen 2 1-lane interface that transmits up to
5 Gbps/lane. PCIe1 is a Gen 3 1-lane interface that transmits up to 8 Gbps/lane.
Table 13: Pin Definition of PCIe Interfaces
Pin Name
PCIE0_RST_N
PCIE0_WAKE_N
PCIE0_CLKREQ_N
PCIE0_REFCLK_P
PCIE0_REFCLK_M
PCIE0_TX_P
PCIE0_TX_M
PCIE0_RX_P
PCIE0_RX_M
PCIE1_RST_N
PCIE1_WAKE_N
PCIE1_CLKREQ_N
PCIE1_REFCLK_P
PCIE1_REFCLK_M
PCIE1_TX_P
PCIE1_TX_M
PCIE1_RX_P
PCIE1_RX_M
SA800U-WF_Hardware_Design
Pin No. I/O Description
J1-1 DO PCIe0 reset
J1-3 DI PCIe0 wakes up host
J1-5 DI PCIe0 clock request
J1-15 AO PCIe0 reference clock (+)
J1-17 AO PCIe0 reference clock (-)
J1-11 AO PCIe0 transmit (+)
J1-9 AO PCIe0 transmit (-)
J1-21 AI PCIe0 receive (+)
J1-23 AI PCIe0 receive (-)
J1-107 DO PCIe1 reset
J1-111 DI PCIe1 wakes up host
J1-109 DI PCIe1 clock request
J1-121 AO PCIe1 reference clock (+)
J1-123 AO PCIe1 reference clock (-)
J1-129 AO PCIe1 transmit (+)
J1-127 AO PCIe1 transmit (-)
J1-115 AI PCIe1 receive (+)
J1-117 AI PCIe1 receive (-)
Smart Module Series
SA800U-WF Hardware Design
Comment
Control the characteristic
impedance as 85 Ω.
Control the characteristic
impedance as 85 Ω.
55 / 106