Xilinx Virtex-7 FPGA VC7222 Getting Started Manual page 38

Characterization kit ibert
Hide thumbs Also See for Virtex-7 FPGA VC7222:
Table of Contents

Advertisement

3. Vivado Design Suite reports that the XC7VH580T is programmed and displays the
SuperClock-2 VIO core and the IBERT core. To configure the SuperClock-2 module, click
Tools > Run Tcl Script
setup_scm2_255_00.tcl script in the extracted files and click OK.
X-Ref Target - Figure 1-29
VC7222 IBERT Getting Started Guide
UG971 (Vivado Design Suite v2015.1) April 27, 2015
Chapter 1: VC7222 IBERT Getting Started Guide
(Figure
1-29). In the Run Script window, navigate to the
Figure 1-29: Run TCL Script
www.xilinx.com
38
Send Feedback

Advertisement

Table of Contents
loading

Table of Contents