Part 2.10: Jtag Interface; Part 2.11: Dip Switch Configuration - Alinx ZYNQ7000 FPGA User Manual

Hide thumbs Also See for ZYNQ7000 FPGA:
Table of Contents

Advertisement

Part 2.10: JTAG Interface

The JTAG test socket J1 is reserved on the AC7015 core board for separate
JTAG download and debugging of the core board. Figure 2-10-1 is the schematic
part of the JTAG port, which involves TMS, TDI, TDO, TCK, GND. , +3.3V these
six signals.
Figure 2-10-1: JTAG interface part of the core board schematic
The JTAG interface J1 on the core board uses a 6-pin 2.54mm pitch single-
row test hole. If you need to use the JTAG connection to debug on the core board,
you need to solder a 6-pin single-row pin header. Figure 2-10-2 shows the physical
map of the JTAG interface on the development board.

Part 2.11: DIP switch configuration

The AC7015 has a 2-digit DIP switch SW1 on the core board to configure the
ZYNQ system's startup mode. The AC7015 system development platform supports
three startup modes. The three startup modes are JTAG debug mode, QSPI
25 / 60
ZYNQ FPGA Development Platform AX7015 User Manual
Figure 2-10-2: JTAG interface on the core board
Amazon Store: https://www.amazon.com/alinx

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ZYNQ7000 FPGA and is the answer not in the manual?

Subscribe to Our Youtube Channel

This manual is also suitable for:

Ax7015

Table of Contents