Gtx Tx/Rx Loopback Connections - Xilinx Virtex-7 FPGA VC7203 Getting Started Manual

Characterization kit ibert
Hide thumbs Also See for Virtex-7 FPGA VC7203:
Table of Contents

Advertisement

Note:
the GTX reference clock. CLKOUT1_P and CLKOUT1_N are used here as an example.

GTX TX/RX Loopback Connections

See
receivers (RX0, RX1, RX2 and RX3) and the four transmitters (TX0, TX1, TX2 and TX3). Use
eight SMA female-to-female (F-F) adapters
receive cables as shown in
Note:
however, do not over tighten the SMAs.
X-Ref Target - Figure 1-6
X-Ref Target - Figure 1-7
Figure 1-8
GTX IBERT demonstration.
VC7203 IBERT Getting Started Guide
UG847 (v3.0) July 10, 2013
CLK1_N coax cable → SMA connector J6 (CLKOUT1_N) on the SuperClock-2
module
Any one of the five differential outputs from the SuperClock-2 module can be used to source
Figure 1-2, page 9
to identify the P and N coax cables that are connected to the four
Figure 1-7
TX0_P → SMA F-F Adapter → RX0_P
TX0_N → SMA F-F Adapter → RX0_N
TX1_P → SMA F-F Adapter → RX1_P
TX1_N → SMA F-F Adapter → RX1_N
TX2_P → SMA F-F Adapter → RX2_P
TX2_N → SMA F-F Adapter → RX2_N
TX3_P → SMA F-F Adapter → RX3_P
TX3_N → SMA F-F Adapter → RX3_N
To ensure good connectivity, it is recommended that the adapters be secured with a wrench;
Figure 1-7: TX-To-RX Loopback Connection Example
shows the VC7203 board with the cable connections required for the Quad 115
www.xilinx.com
Running the GTX IBERT Demonstration
(Figure
1-6), to connect the transmit and
and detailed here:
UG847_c1_06_103112
Figure 1-6: SMA F-F Adapter
TX Coax
SMA F-F Adapter
RX Coax
UG847_c1_07_103112
11

Advertisement

Table of Contents
loading

Table of Contents