1. Manuals
  2. Brands
  3. Xilinx Manuals
  4. Microcontrollers
  5. Virtex-7 FPGA VC7222 IBERT
  6. Getting started manual

Xilinx Virtex-7 FPGA VC7203 Characterization Kit IBERT Getting Started Manual page 32

Hide thumbs Also See for Virtex-7 FPGA VC7203 Characterization Kit IBERT:
Table of Contents

Advertisement

Chapter 1: VC7203 IBERT Getting Started Guide
9.
X-Ref Target - Figure 1-26
32
Send Feedback
In the Clock Settings tab, select DIFF SSTL15 for the I/O Standard, enter E19 for P
Package Pin and E18 for N Package Pin (the FPGA pins that the system clock connects
to), and make sure the Frequency is set to 200.00
Output Products window opens. Leave the defaults unchanged, and press Generate.
Figure 1-26: Customize IP - Clock Settings
www.xilinx.com
(Figure
1-26). Press OK. A Generate
VC7203 IBERT Getting Started Guide
UG847 (v4.0) November 6, 2013

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the Virtex-7 FPGA VC7203 Characterization Kit IBERT and is the answer not in the manual?

Questions and answers

Related Manuals for Xilinx Virtex-7 FPGA VC7203 Characterization Kit IBERT

Related Products for Xilinx Virtex-7 FPGA VC7203 Characterization Kit IBERT

Table of Contents