Hitachi AP1 Data Book page 59

4-bit single-chip microcomputer
Table of Contents

Advertisement

--------------------------------------------------------HMCS44C,HMCS44CL
Group
Mnemonic
Function
Status
MNEI i
M* i
NZ
YNEI i
Y *
i
NZ
AN EM
A*M
NZ
Compare Instruction
BNEM
B*M
NZ
AlEI i
A ;;; i
NB
AlEM
A;;;M
NB
BlEM
B;;;M
NB
SEM n
"'" -- M (n)
RAM Bit Manipulation
REM n
"0" -- M (n)
Instruction
TM n
Test
M (n)
M(n)
BR a
Branch on Status ,
,
ROM Address
CAL a
Subroutine Jump on Status ,
1
lPU u
load Program Counter Upper on Status 1
Instruction
TBR p
Table Branch
RTN
Return from Subroutine
SEIE
"'" -- I/E
SEIFO
"'" -- IFO
SElF'
"'" -- IF'
SETF
"'" -- TF
SECF
"'" -- CF
REIE
"0" -- I/E
REIFO
"0" -- IFO
REIF,
"0" -- IF'
RETF
"0" -- TF
Interrupt Instruction
RECF
"0" -- CF
TIO
Test
INTo
INTo
TI'
Test
INT,
INT,
TIFO
Test
IFO
IFO
TIF,
Test
IF'
IF1
TTF
Test
TF
TF
lTI i
i -- Timer/Counter
lTA
A -- Timer/Counter
lAT
Timer /Counter -- A
RTNI
Return Interrupt
SED
"'" -- D (Y)
RED
"0" -- D (Y)
TD
Test
D (Y)
D(Y)
SEDD n
"'" -- D (n)
Input/Output
REDD n
"0" -- D (n)
Instruction
lAR p
R(p) -- A
lBR p
R(p) -- B
lRA p
A __ R (p)
lRB p
B -- R (p)
Pp
Pattern Generation
NOP
No Operation
57

Advertisement

Table of Contents
loading

Table of Contents