Hitachi AP1 Data Book page 285

4-bit single-chip microcomputer
Table of Contents

Advertisement

--------------------------------------------------------------HD614P080S
I"
Stop mode
.j
:::~~k ~ ~ _ l m r r j l l l _ l m r r l l l l _ I " " ' I I ~ ~ m l l ~ I I I I 1 - 1
_ _
~ U
. .
------ISI~I
t
1"-
tres
STOP instruction execution
(more than stabilization time: tRC)
Fig.19
Stop Mode Cancel Timing Chart
• RAM ADDRESSING MODE
As shown in Fig. 20, the MeV provides three RAM address-
ing modes; Register Indirect Addressing, Direct Addressing and
Memory Register Addressing.
Register Indirect Addressing
The combined lO-bit contents of W Register, X Register and
Y Register is used as the RAM address in this mode.
RAM Address
• Direct Addressing
The direct addressing instruction consists of two words and
the second word (l0 bits) following Op-code (the first word) is
used as the RAM address.
• Memory Register Addressing
The Memory Register Addressing can access 16 digits
(Memory Register: MR) from $020 to $02F by using the LAMR
and XMRA instruction.
W·Register
X-Register
V-Register
" . - - - - - - -
(a) Register Indirect Addressing
Instruction 1 st Word
Instruction 2nd Word
(b) Direct Addressing
Instruction
"0" "0"
"0" "0"
·"1" "0"
RAM Address
(c) Memory Register Addressing
Fig. 20
RAM Addressing Mode
283

Advertisement

Table of Contents
loading

Table of Contents