Hitachi AP1 Data Book page 179

4-bit single-chip microcomputer
Table of Contents

Advertisement

- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - LCD-IV
ELECTRICAL CHARACTERISTICS - 1 (Vee
=
5V ± 10%, Ta
=
-20 to +75°C)
Value
Unit
Note
Item
Symbol
Test Conditions
min.
max.
Input "Low" Voltage
VIL
-
1.0
V
Input "High" Voltage
VIH
Vee-1.0
Vee
V
(12)
Output "Low" Voltage
VOL
IOL
=
1.6 mA
-
0.8
V
Output "High" Voltage (1)
VOH1
-IOH
=
1.0 mA
2.4
-
V
(1)
Output "High" Voltage (2)
VOH2
-IOH
=
0.01 mA
Vec-0.3
-
V
(2)
Driver Voltage Descending (COM)
Vd1
Id
=
0.05 mA, VLCD
=
5 V
-
0.4
V
(16)
Driver Voltage Descending (SEG)
Vd2
Id
=
0.01 mA, VLCD
=
5 V
-
0.4
V
(16)
Dividing Resistor of LCD Power
Rwell
25
300
kD.
Supply
I nterrupt I nput Hold Time
tiNT
2'Tinst
-
JJ.s
(14)
Output "High" Current
IOH
VOH -10V
-
4
JJ.A
(3)
I nput Leakage Current
IlL
Vin
=
Oto Vee
-
2
JJ.A
(4),(12)
Pull up MOS Current
-Ip
VCC
=
5V
45
250
JJ.A
Vin
=
Vee, Vcc
=
5V
Supply Current (1)
lee1
Ceramic Filter Oscillation
-
3
mA
(5)
(fosc
=
800 kHz)
Vin - Vee, Vee - 5V
Rf Oscillation
Supply Current (2)
Ice2
(fose
=
800 kHz)
-
2
mA
(5)
External Clock Operation
(fcp
=
800 kHz)
Standby I/O Leakage Current
ILS
HL T
=
1.0V, Vin
=
0 to Vee
-
1.0
JJ.A
(6),(12)
Standby Supply Current (1)
leCs1
Vin = Vee, HL T
=
0.2V
-
10
JJ.A
(15)
Standby Supply Current (2)
lees2
Vin = Vee, HLT
=
0.2V
-
120
JJ.A
(7)
LCD Display Voltage
VLeD
Vee- V
3
2.5
Vce
V
(11 )
n
=
1 (static)
Frame Frequency of LCD Drive
n
=
2 (1/2 Duty)
1
Hz
(13)
fF
n
=
3 (1/3 Duty)
256 x n x Tinst
n
=
4 (1/4 Duty)
External Clock Operation; System Clock
--------------------- -
- -
-
-
- , - - - - - - - - - - - - - -
- - - - - - - - - - , - - - -
- kHz -
(8)-,(13) -
External Clock Frequency
fcp
130
1,000
External Clock Duty
Duty
45
55
%
(8)
External Clock Rise Time
trcp
a
0.2
JJ.s
(8)
External Clock Fall Time
tfcp
0
0.2
JJ.s
(8)
Instruction Cycle Time
Tinst
Tinst - 4/fcp
4.0
31.3
JJ.s
(8)
___ I~!e!~~ ~~~k_ ~~e:a~I~r: (~t ~s~l~a~o_n)_~ ~y~t:~ ~I.?~k _____________ _
Clock Oscillation Frequency
Rf
=
62kD.
±
2%
(9)
Instruction Cycle Time
Tinst
Tinst
=
4/fosc
(9)
Internal Clock Operation (Ceramic Filter Oscillation); System Clock
-
-
--
-
-
- - - -
- - - - -
-
- -- -
-
-
-
- -
- -
- -
-
-
-
-
- -
-
-
-
Clock Oscillation Frequency
Ceramic Filter
(10)
Instruction Cycle Time
Tinst - 4/fosc
(10)
(NOTE)
All
voltages are with respect to GND.
177

Advertisement

Table of Contents
loading

Table of Contents