Instron 4400 Series Operator's Manual page 201

Universal testing system
Table of Contents

Advertisement

Table 8-2.
CIRCUIT
MESSAGE
BOARD
IEEE-488
E1.00
E1.01
E1.02
E1.03
E1.04
CPU
E2.01
E2.02
E2.03
E2.04
E2.10 to E2.17
E2.20 to E2.27
E2.30 to E2.37
E2.40 to E2.47
E2.50
E2.51
E2.52
E2.53
E2.54
E2.55
E2.56
E2.57
E2.71
E2.72
E2.81
E2.82
E2.83
E2.84
Crosshead
E3.00
E3.01
Control
E3.02
E3.03
E3.04
E3.05
E3.06
E3.07
Error Messages
FAILED TEST
I/O Port Test
Memory Initialization State Bit Test
Two Port Ram Test
Normal Mode State Bit Test
Compatibility Code Test
PROM 0 Test - Checksum
PROM 0 Test - Start Address
PROM 0 Test - Program Version
PROM 0 Test - Program Number
Same as E2.01 to E2.04 for PROM 1/PROM 2
Same as E2.01 to E2.04 for PROM 2/PROM 4
Same as E2.01 to E2.04 for PROM 3/PROM 6
Same as E2.01 to E2.04 for PROM 4/None
Option Table Test (Version 1 only)
I/O Port Test
Front Panel Interface Test - Handshake
Front Panel Interface Test - Data
Front Panel Interface Test - Compatibility
Interrupt Controller Test - Mask Register
Interrupt Controller Test - Service Register
Interrupt Controller Test - Request Register
RAM Test - Foreground (Data) Error
RAM Test Background (Address) Error
PROM F Test - Checksum
PROM F Test - Start Address
PROM Test - Compatibility
PROM Test - Program Number
I/O Port Test
Timer Interrupt Test
UP Encoder Counter/Logic Test
DOWN Encoder Counter/Logic Test
Error DAC Test - 0
Error DAC Test - Full Scale
Watchdog Timer Test
Crosshead Switch Short Test
Error Messages
8-7

Advertisement

Table of Contents
loading

Table of Contents