Mitsubishi Electric MELSEC iQ-F FX5 User Manual page 284

Hide thumbs Also See for MELSEC iQ-F FX5:
Table of Contents

Advertisement

No.
Name
SD758
Interrupt disabling for each priority setting value
Mask pattern of interrupt pointers
The special registers for the mask pattern of interrupt pointers are shown below.
R: Read only, R/W: Read/Write
No.
Name
SD1400
Mask pattern I
SD1401
Mask pattern I
FX dedicated
The special registers dedicated to FX are shown below.
R: Read only, R/W: Read/Write
No.
Name
SD4110
Error code 1 details
SD4111
Error code 2 details
SD4112
Error code 3 details
SD4113
Error code 4 details
SD4114
Error code 5 details
SD4115
Error code 6 details
SD4116
Error code 7 details
SD4117
Error code 8 details
SD4118
Error code 9 details
SD4119
Error code 10 details
SD4120
Error code 11 details
SD4121
Error code 12 details
SD4122
Error code 13 details
SD4123
Error code 14 details
SD4124
Error code 15 details
SD4125
Error code 16 details
SD4150
Module 1 status information
SD4151
Module 1 error information
SD4152
Module 2 status information
SD4153
Module 2 error information
SD4154
Module 3 status information
SD4155
Module 3 error information
SD4156
Module 4 status information
SD4157
Module 4 error information
SD4158
Module 5 status information
SD4159
Module 5 error information
SD4160
Module 6 status information
SD4161
Module 6 error information
SD4162
Module 7 status information
SD4163
Module 7 error information
SD4164
Module 8 status information
SD4165
Module 8 error information
APPENDIX
282
Appendix 2 Special Register List
Description
This register stores the disable interrupt priority according to the
disable interrupt instruction (DI), disable interrupt after the setting
priority instruction (DI), and enable interrupt instruction (EI).
1: Disable interrupt priority 1 or less. (Disable interrupt of all
priority) (default value)
2: Disable interrupt priority 2 or 3.
3: Disable interrupt priority 3.
0: No priority. (Enable interrupt of all priority)
Description
This register stores the IMASK instruction mask pattern I.
b15 to b0: I15 to I0
This register stores the IMASK instruction mask pattern I.
b15 to b0: I31 to I16
Description
This register stores the self-diagnosis error code details.
• Module position [Low order 8 bit]
0H: CPU module
1H to 10H: Extension module 1 to 16
41H: Built-in RS-485
42H: Built-in analog
60H: Expansion board
71H to 76H: Expansion adapter 1 to 6
• Function No. [Higher order 8 bit]
0: System/Sequence operation
1: Analog input
2: Analog output
10: Positioning, PWM
20: High-speed counter, Pulse width measurement
This register stores the module 1 status information.
This register stores the module 1 error information.
This register stores the module 2 status information.
This register stores the module 2 error information.
This register stores the module 3 status information.
This register stores the module 3 error information.
This register stores the module 4 status information.
This register stores the module 4 error information.
This register stores the module 5 status information.
This register stores the module 5 error information.
This register stores the module 6 status information.
This register stores the module 6 error information.
This register stores the module 7 status information.
This register stores the module 7 error information.
This register stores the module 8 status information.
This register stores the module 8 error information.
R/W
R
R/W
R/W
R/W
R/W
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R

Advertisement

Table of Contents
loading

Table of Contents