R
Chapter 4: Detailed Example Design
sgmii_clk. This clock enable signal is used as the control for the data byte repetition in
the Transmitter and Receiver Rate Adaptation modules.
44
www.xilinx.com
Ethernet 1000BASE-X PCS/PMA or SGMII v7.0
UG145 January 18, 2006