Mitsubishi Electric Q01UCPU User Manual page 499

Hide thumbs Also See for Q01UCPU:
Table of Contents

Advertisement

Item
Interrupt counter
Interrupt counter is not supported.
When the SCJ instruction is used in the Universal
model QCPU, the AND SM400 (or NOP instruction)
SCJ instruction
needs to be inserted immediately before the SCJ
instruction.
Use of the completion notification device of the target
JP/GP.SREAD and
station specified in D3 when the SREAD and
JP/GP.SWRITE
SWRITE instructions are used is available. (The
instructions
Basic model QCPU ignores the device specified in
D3.)
The number of index registers is increased to 20 for
the Universal model QCPU. The area for saving the
ZPUSH instruction
data in the index register with the ZPUSH instruction
is increased as well.
Use of the annunciator
When the annunciator is turned on by the SET F or
(SET F and OUT F
OUT F instruction, the USER LED turns on.
instructions)
(The ERR.LED does not turn on.)
I/O refresh between
I/O refresh between programs cannot be executed.
programs
Usage of a part of the special relay and special
SM/SD
register is different.
The start address for the user setting area (auto
Multiple CPU system
refresh) in the CPU shared memory is changed.
File register
To use the file register, capacity setting is required.
The following settings are required for using SFC
programs.
Program setting (when both sequence programs and
SFC program
SFC programs exist)
Common pointer No. setting (to execute the CALL
instruction from SFC programs)
The number of steps increases by one
• Index modification is performed.
• A leading or trailing edge instruction is used.
Number of steps
• Bit devices are used as word data by specifying
digits using K1, K2, K3, K5, K6, or K7, or by
specifying a device number of other than multiples
of 16.
*1
This will not apply when the Basic model QCPU is replaced with the High-speed Universal model QCPU.
*2
Only the High-speed Universal model QCPU supports this setting.
*3
This will apply only when the Basic model QCPU is replaced with the High-speed Universal model QCPU.
Precautions
*3
when:
Replacement method
Check the numbers of executions for interrupt
programs on the Interrupt program monitor list
screen.
Insert the AND SM400 (or NOP instruction)
immediately before the SCJ instruction when
the SCJ instruction is used.
To get the same operation as the Basic model
QCPU, omit D3 or use the READ instruction
instead of the SREAD instruction.
Increase the save area used for the ZPUSH
instruction as needed.
---
Execute I/O refresh at the start or end of each
program with the RFS or COM instruction.
(When the COM instruction is used, I/O refresh
to be executed can be specified in SD778 by
turning on SM774.)
Replace the corresponding special relay and
special register as described in Page 555,
Appendix 5.5.
If the user setting area in the CPU shared
memory is specified in the program, change the
address for the user setting area by performing
an operation for replacing a device in a
programming tool.
(Example: "MOV D0 U3E0\G192"  "MOV
D0U3E0\G2048")
Set the capacity of the file register used in the
PLC file tab of the PLC parameter.
Set program details in the Program tab of the
PLC parameter dialog box.
Enter a common pointer number in the PLC
system of the PLC parameter dialog box.
If index modifications mentioned on the left are
frequently used in the program, the program
size may exceed the storage capacity of the
replaced CPU module. After the program
controller type is changed, check the program
size using the confirm memory size function. If
the program size exceeds the storage capacity,
take the following actions or change the CPU
module to that with larger program memory.
• Move parameters and device comments to
the standard ROM.
• Reduce the reserved area for online change.
• Use the file register, extended data register,
and extended link register within 64K words
because the number of steps decreases by
one when used in that way.
APPENDICES
Reference
Page 178, Section 3.13.2
Section 6.5 in the
MELSEC-Q/L
Programming Manual
(Common Instruction)
Section 8.3.2, 8.3.4
in the QnACPU
Programming Manual
(Common Instructions)
Section 7.19 in the
MELSEC-Q/L
Programming Manual
(Common Instruction)
---
---
A
Page 555, Appendix 5.5
---
Page 444, Appendix 1.2.8
MELSEC-Q/L
Programming Manual
(Common Instruction)
497

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents