Targets Of The Mc56F8346Cb Project - Freescale Semiconductor DSP56800E User Manual

Hide thumbs Also See for DSP56800E:
Table of Contents

Advertisement

LDM_xFlash
Large
LDM_pFlash
Large
LDM_IntRam
Large
LDM_Simulator
Large
SDM_ExtRam
Small
SDM_xFlash
Small
SDM_pFlash
Small
Data
Target Name
Model
LDM_ExtRam
Large
LDM_xFlash
Large
LDM_pFlash
Large
LDM_IntRam
Large
LDM_Simulator
Large
SDM_ExtRam
Small
SDM_xFlash
Small
SDM_pFlash
Small
FREESCALE SEMICONDUCTOR
Table 2-21. Targets of the MC56F8346EVM project.
pFlash
0x20000
Int xRAM
(0x0000)
(0x0000)
pFlash
0x20000
Int xRAM
(0x0000)
(0x0000)
Ext RAM
n/a
Int xRAM
(0x0000)
(0x0000)
0x0000
n/a
0x0000
(sim)
(sim)
Ext RAM
0x0000
Ext RAM
(0x0000)
(0x2000)
pFlash
0x20000
Int xRAM
(0x0000)
(0x0000)
pFlash
0x20000
Int xRAM
(0x0000)
(0x0000)
Table 2-22. Targets of the MC56F8346CB project.
Memory Used
Code
Boot
Data
Location
Ext RAM
0x0000
Ext RAM
(0x0000)
(0x2000)
pFlash
0x20000
Int xRAM
(0x0000)
(0x0000)
pFlash
0x20000
Int xRAM
(0x0000)
(0x0000)
Ext RAM
n/a
Int xRAM
(0x0000)
(0x0000)
0x0000
n/a
0x0000
(sim)
(sim)
Ext RAM
0x0000
Ext RAM
(0x0000)
(0x2000)
pFlash
0x20000
Int xRAM
(0x0000)
(0x0000)
pFlash
0x20000
Int xRAM
(0x0000)
(0x0000)
Targeting 56F8xxx Platform
xFlash
xFlash
JG3 on
pFlash
xFlash
JG3 on
n/a
Int RAM
JG3 off
JG4 on
n/a
0x0000
n/a
(sim)
n/a
Ext RAM
JG3 off
(0x2000)
JG4 on
xFlash
xFlash
JG3 on
pFlash
xFlash
JG3 on
EVM
Board
Initial
Constant
Jumpers
Data
Data
n/a
Ext RAM
J5 off
(0x2000)
J4 on
xFlash
xFlash
J5 on
pFlash
xFlash
J5 on
n/a
Int RAM
J5 off
J4 on
n/a
0x0000
n/a
(sim)
n/a
Ext RAM
J5 off
(0x2000)
J4 on
xFlash
xFlash
J5 on
pFlash
xFlash
J5 on
Boot Sequence
Stand Alone application
Stand Alone application
Debugging/Experimetnal
(performance testing on
separate P and X buses)
Software simulator of the
processor core
Standard Debug project with
External Memory
Stand Alone application
Stand Alone application
Target Description
Standard Debug project with
External Memory
Stand Alone application
Stand Alone application
Debugging/Experimetnal
(performance testing on
separate P and X buses)
Software simulator of the
processor core
Standard Debug project with
External Memory
Stand Alone application
Stand Alone application
2-35

Advertisement

Table of Contents
loading

Table of Contents