Omron Sysmac CS1 Operation Manual page 154

Customizable counter units
Hide thumbs Also See for Sysmac CS1:
Table of Contents

Advertisement

Troubleshooting Tables
Section
9-3
Counter Unit will be stopped. For CPU Unit monitor errors or bus errors, howev-
er, I/O refreshing from the CPU Unit will be stopped, so the status of the RUN/
STOP Command Bit will not change. Error processing in this situation must be
performed in the Customizable Counter Unit. If RUN/STOP Command Bit has
been disabled, (i,e., bits 00 to 07 of DM word m contain anything other than 0
Hex), a non-fatal error will occur in the Customizable Counter Unit.
134

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sysmac cs1w-hi001Sysmac cs1w-hcp22Sysmac cs1w-hca22

Table of Contents