Die Voltage Validation; Agtl+ Fsb Specifications; Vcc Overshoot Example Waveform - Intel E5310 - Xeon 1.6 GHz 8M L2 Cache 1066MHz FSB LGA771 Active Quad-Core Processor Datasheet
Quad-core processor
Hide thumbs
Also See for E5310 - Xeon 1.6 GHz 8M L2 Cache 1066MHz FSB LGA771 Active Quad-Core Processor:
- Design manual (100 pages) ,
- Specification (55 pages)
Table of Contents
Advertisement
Figure 2-6.
V
Overshoot Example Waveform
CC
VID + 0.050
VID - 0.000
Notes:
1.
V
is the measured overshoot voltage.
OS
2.
T
is the measured time duration above VID.
OS
2.13.3
Die Voltage Validation
Core voltage (VCC) overshoot events at the processor must meet the specifications in
Table 2-17
and across the VCC_DIE_SENSE2 and VSS_DIE_SENSE2 lands. Overshoot events that
are < 10 ns in duration may be ignored. These measurements of processor die level
overshoot should be taken with a 100 MHz bandwidth limited oscilloscope.
2.14
AGTL+ FSB Specifications
Routing topologies are dependent on the processors supported and the chipset used in
the design. Please refer to the appropriate platform design guidelines for specific
implementation details. In most cases, termination resistors are not required as these
are integrated into the processor silicon. See
not include on-die termination. Please refer to
Valid high and low levels are determined by the input buffers via comparing with a
reference voltage called GTLREF_DATA_MID, GTLREF_DATA_END, GTLREF_ADD_MID,
and GTLREF_ADD_END. GTLREF_DATA_MID and GTLREF_DATA_END are the reference
voltage for the FSB 4X data signals, GTLREF_ADD_MID and GTLREF_ADD_END are the
reference voltage for the FSB 2X address signals and common clock signals.
lists the GTLREF_DATA_MID, GTLREF_DATA_END, GTLREF_ADD_MID, and
GTLREF_ADD_END specifications.
The AGTL+ reference voltages (GTLREF_DATA_MID, GTLREF_DATA_END,
GTLREF_ADD_MID, and GTLREF_ADD_END) must be generated on the baseboard
using high precision voltage divider circuits. Refer to the appropriate platform design
guidelines for implementation details.
34
Example Overshoot Waveform
0
5
T
V
when measured across the VCC_DIE_SENSE and VSS_DIE_SENSE lands
T
OS
10
15
Time [us]
: Overshoot time above VID
OS
: Overshoot above VID
OS
Table 2-7
for details on which signals do
Table 2-18
Quad-Core Intel® Xeon® Processor 5300 Series Datasheet
Electrical Specifications
V
OS
20
for R
values.
TT
Table 2-18
25
Advertisement
Table of Contents
