Kontron AdvancedTCA AT8001 User Manual page 31

Table of Contents

Advertisement

Please call Kontron to get the available CPU speed and configuration. See Intel's Web site for
additional details about Intel® Xeon™ architecture and instruction set.
2.2.2
E7520 MCH
Supports Intel® Xeon™ Processors with 800 MHz system bus
Memory System
Integrated four-channel DMA engine with IOxAPIC functionality
High Speed Serial PCI Express* Interface
Hub Interface to Intel® I/O Controller Hub
RASUM
800 MHz system bus(2X address, 4X data)
-
Symmetric Multiprocessing Protocol (SMP) for up to two processors at
-
800 MHz
Parity protection on address, data, request, and response signals
-
Supports Hyper-Threading Technology
-
Dynamic Bus Inversion (DBI)
-
36-bit host interface addressing support
-
12-deep in-order queue
-
AGTL+ technology with on-die termination
-
Support for 256 Mb, 512 Mb, 1 Gb, 2 Gb and 4 Gb DRAM densities
-
Two registered memory DDR channels operating in lock-step at DDR2-400
-
Data bandwidth per channel of 3.2 GB/s
-
Maximum memory size 8 GB DDR2-400
-
Three x8 PCI Express interfaces.
-
32-bit CRC and hardware link-level retry
-
Compatible with PCI Express* Interface Specification, Rev 1.0a
-
High bandwidth connection of 4 GB/s per x8 port to I/O processor, PCI-X,
-
Ethernet, or Infiniband* Technology bridge devices
Supports 36-bit addressing using 64-bit semantics
-
Support for peer segment destination write traffic between PCI Express
-
ports
Support for non-snooped traffic to memory
-
Support for remote boot
-
Support for link active-state and ACPI power management
-
266 MB/s interface to Intel® 6300ESB ICH via HI 1.5
-
Parity protected
-
Support for differentiated, high priority requests
-
32-bit downstream addressing
-
64-bit upstream addressing (full DAC support) truncated to 36 bits
-
internally
Power management messaging
-
2-13
AT8001 User's Guide

Advertisement

Table of Contents
loading

Table of Contents