Xilinx Virtex-7 FPGA VC7215 Getting Started Manual page 37

Characterization kit ibert
Hide thumbs Also See for Virtex-7 FPGA VC7215:
Table of Contents

Advertisement

13. In the Sources window, Design Sources should now reflect that the SuperClock-2
X-Ref Target - Figure 1-30
VC7215 Getting Started Guide
UG970 (v7.0) November 24, 2014
module is part of the example IBERT design
Figure 1-30: Design Sources File Hierarchy
www.xilinx.com
Creating the GTH IBERT Core
(Figure
1-30).
Send Feedback
37

Advertisement

Table of Contents
loading

Table of Contents