ADV7181B
TIMING SPECIFICATIONS
Guaranteed by characterization. A
operating temperature range, unless otherwise noted.
Table 3.
1, 2
Parameter
SYSTEM CLOCK AND CRYSTAL
Nominal Frequency
Frequency Stability
2
I
C PORT
SCLK Frequency
SCLK Min Pulse Width High
SCLK Min Pulse Width Low
Hold Time (Start Condition)
Setup Time (Start Condition)
SDA Setup Time
SCLK and SDA Rise Time
SCLK and SDA Fall Time
Setup Time for Stop Condition
RESET FEATURE
Reset Pulse Width
CLOCK OUTPUTS
LLC1 Mark Space Ratio
DATA AND CONTROL OUTPUTS
Data Output Transitional Time
Data Output Transitional Time
1
Temperature range: T
to T
, –40°C to +85°C.
MIN
MAX
2
The min/max specifications are guaranteed over this range.
ANALOG SPECIFICATIONS
Guaranteed by characterization. A
operating temperature range, unless otherwise noted. Recommended analog input video signal range: 0.5 V to 1.6 V, typically 1 V p-p.
Table 4.
1, 2
Parameter
CLAMP CIRCUITRY
External Clamp Capacitor
Input Impedance
Large Clamp Source Current
Large Clamp Sink Current
Fine Clamp Source Current
Fine Clamp Sink Current
1
Temperature range: T
to T
, –40°C to +85°C
MIN
MAX
2
The min/max specifications are guaranteed over this range.
= 3.15 V to 3.45 V, D
VDD
VDD
Symbol
t
1
t
2
t
3
t
4
t
5
t
6
t
7
t
8
t
:t
9
10
t
11
t
12
= 3.15 V to 3.45 V, D
VDD
VDD
Symbol
Test Conditions
Clamps switched off
Rev. B | Page 8 of 100
= 1.65 V to 2.0 V, D
= 3.0 V to 3.6 V, P
VDDIO
Test Conditions
Negative clock edge to start of
valid data (t
= t
– t
)
ACCESS
10
11
End of valid data to negative
clock edge (t
= t
+ t
)
HOLD
9
12
= 1.65 V to 2.0 V, D
= 3.0 V to 3.6 V, P
VDDIO
= 1.65 V to 2.0 V;
VDD
Min
Typ
Max
Unit
27.00
MHz
±50
ppm
400
kHz
0.6
μs
1.3
μs
0.6
μs
0.6
μs
100
ns
300
ns
300
ns
0.6
μs
5
ms
45:55
55:45
% duty cycle
3.4
ns
2.4
ns
= 1.65 V to 2.0 V;
VDD
Min
Typ
Max
0.1
10
0.75
0.75
60
60
Unit
μF
MΩ
mA
mA
μA
μA
Need help?
Do you have a question about the ADV7181B and is the answer not in the manual?
Questions and answers