Appendix Instruction Code List (In Order Of Codes) - Epson S1C33 Series Core Manual

Cmos 32-bit single chip microcomputer
Hide thumbs Also See for S1C33 Series:
Table of Contents

Advertisement

Appendix Instruction Code List
Class 0 (1)
15
14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Class
op1
d
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
1
1
0
0
0
0
0
1
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
1
1
0
0
0
0
0
0
1
1
0
0
0
0
0
0
1
1
0
0
0
0
0
0
1
1
1
0
0
0
0
0
1
1
1
0
0
0
0
0
1
1
1
Class 0 (2)
15
14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Class
op1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
Class 0 (3)
15
14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Class
op1
d
0
0
0
0
1
0
0
0
0
0
0
0
1
0
0
1
0
1
0
0
0
0
1
0
0
0
0
0
1
0
1
1
0
0
0
0
1
1
0
0
0
0
1
0
0
0
1
1
0
0
0
0
1
1
1
0
0
0
0
0
1
1
1
1
0
0
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
1
0
0
1
0
0
0
1
1
0
1
0
0
0
0
0
1
0
1
0
0
0
0
0
1
0
1
0
1
0
0
0
1
0
1
0
1
0
0
0
1
0
1
1
1
0
0
0
1
1
0
0
0
0
0
0
0
0
1
1
1
0
0
0
1
1
0
1
0
0
0
0
1
1
0
1
1
0
0
0
1
1
0
0
1
0
0
0
1
1
1
0
1
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
1
S1C33 FAMILY C33 PE CORE MANUAL

APPENDIX INSTRUCTION CODE LIST (IN ORDER OF CODES)

op2
0 0
imm2,rd,rs,rb
0
0
0
0
0
0
0
0
nop
0
1
0
0
0
0
0
0
slp
1
0
0
0
0
0
0
0
halt
0
0
0
0
rs
pushn
0
1
0
0
rd
popn
1
1
0
0
rb
jpr
1
1
0
0
rb
jpr.d
0
0
0
0
0
0
0
0
brk
0
1
0
0
0
0
0
0
retd
1
0
0
0
0
0
imm2
int
1
1
0
0
0
0
0
0
reti
rb
0
0
0
0
call
0
1
0
0
0
0
0
0
ret
1
0
0
0
rb
jp
0
0
0
0
rb
call.d
0
1
0
0
0
0
0
0
ret.d
1
0
0
0
rb
jp.d
op2
0 1
rs,rd,ss,sd
0
0
0
1
rs
push
0
1
0
1
rd
pop
1
0
0
1
ss
pushs
1
1
0
1
sd
pops
1
1
0
1 0 0 0 0
ld.cf
sign8
sign8
jrgt
sign8
jrgt.d
sign8
jrge
sign8
jrge.d
sign8
jrlt
sign8
jrlt.d
sign8
jrle
sign8
jrle.d
sign8
jrugt
sign8
jrugt.d sign8
sign8
jruge
sign8
jruge.d sign8
sign8
jrult
sign8
jrult.d sign8
sign8
jrule
sign8
jrule.d sign8
sign8
jreq
sign8
jreq.d
sign8
jrne
sign8
jrne.d
sign8
call
sign8
call.d
sign8
jp
sign8
jp.d
(in Order of Codes)
Mnemonic
%rs
%rd
%rb
%rb
imm2
%rb
%rb
%rb
%rb
Mnemonic
%rs
%rd
2(alr),3(ahr)
%ss
2(alr),3(ahr)
%sd
Mnemonic
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
EPSON
Cycle
Extension
Delayed S
×
×
1
×
×
5
×
×
5
×
×
N+1
×
×
N+1
×
×
3
×
×
2
×
×
9
×
×
5
×
×
7
×
×
5
×
×
4
×
×
4
×
×
3
×
×
3
×
×
3
×
×
2
Cycle
Extension
Delayed S
×
×
2
×
×
1
×
×
×
×
×
×
3
Cycle
Extension
Delayed S
×
3
×
2
×
3
×
2
×
3
×
2
×
3
×
2
×
3
×
2
×
3
×
2
×
3
×
2
×
3
×
2
×
3
×
2
×
3
×
2
×
4
×
3
×
3
×
2
169

Advertisement

Table of Contents
loading

Table of Contents