Table of Contents
Advertisement
7 DETAILS OF INSTRUCTIONS
bnot [%rb], imm3
Function
Bit negation
Standard)
Extension 1) B[rb + imm13](imm3) ← !B[rb + imm13](imm3)
Extension 2) B[rb + imm26](imm3) ← !B[rb + imm26](imm3)
15
Code
1
0
1
|
|
IE
C
V
Flag
|
|
–
–
–
Mode
Src:Immediate data (unsigned)
Dst:Register indirect %rb = %r0 to %r15
CLK
Three cycles (four cycles when ext is used)
Description
(1) Standard
bnot
Reverses a data bit of the byte data in the address specified with the rb register. The 3-bit
immediate imm3 specifies the bit number to be reversed (7–0).
(2) Extension 1
ext
bnot
The e x t instruction changes the addressing mode to register indirect addressing with
displacement. The extended instruction reverses the data bit specified with the imm3 in the
address specified by adding the 13-bit immediate imm13 to the contents of the rb register. It
does not change the contents of the rb register.
(3) Extension 2
ext
ext
bnot
The e x t instructions change the addressing mode to register indirect addressing with
displacement. The extended instruction reverses the data bit specified with the imm3 in the
address specified by adding the 26-bit immediate imm26 to the contents of the rb register. It
does not change the contents of the rb register.
Example
(1) ld.w
bnot
(2) ext
bnot
68
B[rb](imm3) ← !B[rb](imm3)
12 11
8
7
|
|
1
0
1
0
0
|
|
|
|
|
Z
N
|
|
–
–
; B[rb](imm3) ← !B[rb](imm3)
[%rb],imm3
imm13
; B[rb + imm13](imm3) ← !B[rb + imm13](imm3)
[%rb],imm3
imm13
; = imm26(25:13)
imm13
; = imm26(12:0)
; B[rb + imm26](imm3) ← !B[rb + imm26](imm3)
[%rb],imm3
%r0,[%sp+0x10] ; Sets the memory address to be accessed
; to the R0 register.
[%r0],0x0
; Reverses Bit 0 of data in the specified
; address.
0x1
[%r0],0x7
; Reverses Bit 7 of data in the following
; address.
4
3
2
0
|
|
r b
0
imm3
|
|
|
|
EPSON
0xB4__
S1C33 FAMILY C33 PE CORE MANUAL
Advertisement
Table of Contents
