Ld.w %Rd, [%Rb] - Epson S1C33 Series Core Manual

Cmos 32-bit single chip microcomputer
Hide thumbs Also See for S1C33 Series:
Table of Contents

Advertisement

7 DETAILS OF INSTRUCTIONS

ld.w %rd, [%rb]

Function
Word data transfer
Standard)
Extension 1) rd ← W[rb + imm13]
Extension 2) rd ← W[rb + imm26]
15
Code
0
0
1
|
|
IE
C
V
Flag
|
|
Mode
Src:Register indirect %rb = %r0 to %r15
Dst:Register direct %rd = %r0 to %r15
CLK
One cycle (two cycles when ext is used)
Description
(1) Standard
ld.w
The word data in the specified memory location is transferred to the rd register. The rb register
contains the memory address to be accessed.
(2) Extension 1
ext
ld.w
The e x t instruction changes the addressing mode to register indirect addressing with
displacement. As a result, the content of the rb register with the 13-bit immediate imm13 added
comprises the memory address, the word data in which is transferred to the rd register. The
content of the rb register is not altered.
(3) Extension 2
ext
ext
ld.w
The addressing mode changes to register indirect addressing with displacement, so the content
of the rb register with the 26-bit immediate imm26 added comprises the memory address, the
word data in which is transferred to the rd register. The content of the rb register is not altered.
Caution
The rb register and the displacement must specify a word boundary address (two least significant
bits = 0). Specifying other addresses causes an address misaligned exception.
120
rd ← W[rb]
12 11
8
7
|
|
1
0
0
0
0
|
|
|
|
|
Z
N
|
|
%rd,[%rb]
; memory address = rb
imm13
%rd,[%rb]
; memory address = rb + imm13
imm13
; = imm26(25:13)
imm13
; = imm26(12:0)
%rd,[%rb]
; memory address = rb + imm26
4
3
0
|
r b
r d
|
|
|
|
|
EPSON
0x30__
S1C33 FAMILY C33 PE CORE MANUAL

Advertisement

Table of Contents
loading

Table of Contents