Hardware Verification Test System (Hvts) Overview - Honeywell Enhanced Micro TDC 3000 User Manual

8-node
Table of Contents

Advertisement

6.6 HARDWARE VERIFICATION TEST SYSTEM (HVTS) OVERVIEW

Detailed test-system loading and set-up instructions are provided in the Test System
Executive and Hardware Verification Test System manuals listed in subsection 1.5 of this
manual. Subsection 1.4 of this manual contains cartridge handling and loading
instructions.
A successful pass through each of the following subsystem test programs ensures that the
system hardware and firmware elements are functional, and that the system is ready for the
operational software required for system startup:
Local Control Network Exerciser (LCNX)
Keyboard Subsystem Tests (KEYB)
PIC/VDG Subsystem Tests (PDGI)
Smart Controller Magnetic Disk (SCMD)
Memory Exerciser Module Tests (MEMX)
Communications Line Interface Tests (CLIF)
(only if optional Computer Gateway is installed)
System Clock Exerciser Tests (CLKX)
After the HVTS program is loaded, we recommend you enter the command "CON" for
"configuration" to obtain a printout of the node under test. This printout provides you with
a record copy of the node hardware configuration.
An example is shown in Figure 6-3. In the example, entries made by the operator are
enclosed in boxes. Also, the operator has stepped through three different nodes, obtaining
the configuration for each.
Enhanced Micro TDC 3000 User's Manual
6-13
6.6
9/95

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents