Flash memory interface
When the code is not sequential (branch), the instruction may not be present in the currently
used instruction line or in the prefetched instruction line. In this case (miss), the penalty in
terms of number of cycles is at least equal to the number of wait states.
10/29
Figure 2. Sequential 32-bit instruction execution
DocID15687 Rev 5
PM0059
Need help?
Do you have a question about the STM32F205 and is the answer not in the manual?
Questions and answers