Intel Stratix 10 E-Tile Transceiver Phy Architecture - Intel Stratix 10 User Manual

UG-20056 | 2019.02.04
Send Feedback

3. Intel Stratix 10 E-Tile Transceiver PHY Architecture

Shown below are all the possible connections of the E-Tile Architecture. The datapath
enablement depends on the configuration you are implementing. Refer to the E-Tile
Channel Placement Tool for possible configurations.
Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus
and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other
countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in
accordance with Intel's standard warranty, but reserves the right to make changes to any products and services
at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel
customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
*Other names and brands may be claimed as the property of others.
ISO
9001:2015
Registered