Block Diagrams - Intel Stratix 10 User Manual

6. Resetting Transceiver Channels
UG-20056 | 2019.02.04
Design modularity – Local changes to the number of transceiver reset signals at a
lower hierarchy in a module does not require a chain of interface changes up to the
Master TRS hierarchy, especially if the transceiver instance is deep down in the design
hierarchy.
Tradeoffs
It is harder to debug a possible connectivity issue in Synthesis than debugging the
RTL.
Any issue with the instantiation and connectivity needs to be fixed in Synthesis instead
of in the design.

6.7. Block Diagrams

Figure 75. General Block Diagram for Reset Controller when Use Separate TX/RX Reset
Per Channel is Turned ON and Enable Individual TX and RX Reset is Turned
OFF
Send Feedback
E-Tile Native PHY IP
Reset Controller [0]
reset[0]
tx_ready[0]
rx_ready[0]
Reset Controller [N]
reset[N]
tx_ready[N]
rx_ready[N]
Intel
® ®
Stratix 10 E-Tile Transceiver PHY User Guide
115