Embedded Debug Features; Altera Debug Master Endpoint (Adme) - Intel Stratix 10 User Manual

7. Dynamic Reconfiguration
UG-20056 | 2019.02.04
Parameter
Clear selected profile
Clear all profiles
Refresh selected profile

7.13. Embedded Debug Features

The Intel Stratix 10 Transceiver Native PHY IP cores provide the following optional
debug features to facilitate embedded test and debug capability:
•

Altera Debug Master Endpoint (ADME)

• Optional Reconfiguration Logic
7.13.1. Altera Debug Master Endpoint (ADME)
The ADME is a JTAG-based AVMM master that provides access to the transceiver
registers through the system console. You can enable ADME using the Enable Altera
Debug Master Endpoint option available under the Dynamic Reconfiguration tab
in the Native PHY IP cores. When using ADME, the Intel Quartus Prime software
inserts the debug interconnect fabric to connect with USB, JTAG, or other net hosts.
Select the Share Reconfiguration Interface parameter when the Native PHY IP
instance has more than one channel. The Transceiver Toolkit, a useful tool in
debugging transceiver links, requires ADME.
When you enable ADME in your design, you must do one of the following:
• Connect an AVMM master to the reconfiguration interface.
•
Connect the
reconfig_write
reconfig_write
by other core logic. If you do not connect the reconfiguration interface signals
appropriately, the ADME has no clock or reset and functions unexpectedly. Refer to
the example connection below (this is an example of a single channel with no
internal logic driving the reconfig interface):
.reconfig_clk (mgmt_clk),
.reconfig_reset (mgmt_reset),
.reconfig_write (1'b0),
.reconfig_address (19'b0),
.reconfig_read (1'b0),
.reconfig_writedata (8'b0),
Send Feedback
Value
N/A
N/A
N/A
,
reconfig_clk reconfig_reset
,
reconfig_read
data signals of the reconfiguration interface if not being driven
Description
Clears the stored Native PHY parameter settings for the
profile specified by the Store current reconfiguration
to profile parameter. An empty profile defaults to the
current parameter settings of the Native PHY. In other
words, an empty profile reflects the Native PHY current
parameter settings.
Clears the Native PHY IP parameter settings for all
profiles.
Equivalent to clicking the Load configuration from
selected profile and Store configuration to selected
profile buttons in sequence. This operation loads the
parameter settings from stored profile specified by the
Store current configuration to profile parameter and
then stores the parameters back to the profile.
signals and ground the
,
reconfig_address
® ®
Intel Stratix 10 E-Tile Transceiver PHY User Guide
, and
135