Hitachi H8/3152 Hardware Manual page 52

Single-chip microcomputer h8/3150 series
Table of Contents

Advertisement

Address
H'0000
Exception vectors
(32 kbytes)
H'7FFF
H'8000
EEPROM
data area
(16 kbytes)
H'BFFF
(512 bytes)
H'C1FF
H'FBC0
(1024 bytes)
H'FFBF
H'FFF0
H'FFF2
H'FFF3
H'FFF4
H'FFF5
H'FFF8
H'FFF9
H'FFFA
H'FFFB
H'FFFC
H'FFFD
H'FFFE
H'FFFF
Note:
Shaded areas are unavailable to the user. User programs must not access these areas.
46
ROM
Switched by EPR
(PBM bit)
PBM = 1 PBM = 0
RAM
RCSR
Registers for RNG
RNRR
SYSCR
Register for CPU clock selection
TCWA
Register for WDT
ECR
Registers for EEPROM
EPR
TCSR
Registers for WDT
TCNT
DR
Registers for I/O port
DDR
Figure 3.2 H8/3153 Memory Map
Address
Reset
H'0000/H'0001
H'0002/H'0003
H'0004/H'0005
H'0006/H'0007
IRQ
H'0008/H'0009
EWE interrupt
H'000A/H'000B
UDF interrupt
H'000C/H'000D
EEPROM
protection area
Access
Word
Byte
(Read
(Read
only)
only)
(Read
only)
x
x
x
x
x
x
x
: Access possible
: Access not possible
x

Advertisement

Table of Contents
loading

Table of Contents