Intel 80960MC Manual page 37

Embedded 32-bit microprocessor with integrated floating-point unit and memory management unit
Table of Contents

Advertisement

80960MC
T
T
T
T
T
T
T
T
T
T
T
a
w
d
d
d
d
r
a
w
d
r
CLK2
CLK
LAD31:0
ALE
ADS
BE3:2
BE1:0
W/R
DT/R
DEN
READY
Figure 26. Accesses Generated by Quad Word Read Bus Request, Misaligned Two Bytes from Quad
Word Boundary (1, 0, 0, 0 Wait States)
33

Advertisement

Table of Contents
loading

Table of Contents