Table 7-83 Aif2 Timer Module Timing Requirements; Figure 7-54 Aif2 Rp1 Frame Synchronization Clock Timing - Texas Instruments TMS320C6670 Data Manual

Multicore fixed and floating-point system-on-chip
Hide thumbs Also See for TMS320C6670:
Table of Contents

Advertisement

TMS320C6670
Multicore Fixed and Floating-Point System-on-Chip
SPRS689D—March 2012
Table 7-83
AIF2 Timer Module Timing Requirements (Part 2 of 2)
See
Figure
7-52,
Figure
7-55,
Figure
No.
4
tr(RP1CLKP)
4
tf(RP1CLKP)
5
tj(RP1CLKN)
5
tj(RP1CLKP)
6
tw(RP1FBN)
6
tw(RP1FBP)
7
tr(RP1CLKN)
7
tf(RP1CLKN)
7
tr(RP1CLKP)
7
tf(RP1CLKP)
8
tsu(RP1FBN-RP1CLKP)
8
tsu(RP1FBN-RP1CLKN)
8
tsu(RP1FBN-RP1CLKP)
8
tsu(RP1FBN-RP1CLKN)
9
th(RP1FBN-RP1CLKP)
9
th(RP1FBN-RP1CLKN)
9
th(RP1FBN-RP1CLKP)
9
th(RP1FBN-RP1CLKN)
10
tw(PHYSYNCH)
11
tc(PHYSYNC)
12
tw(RADSYNCH)
13
tc(RADSYNC)
End of Table 7-83
1 C1 = tc(RP1CLKN/P)
Figure 7-54
AIF2 RP1 Frame Synchronization Clock Timing
RP1CLKN
RP1CLKP
Figure 7-55
AIF2 RP1 Frame Synchronization Burst Timing
RP1CLKN
RP1CLKP
RP1FBP/N
7
214
TMS320C6670 Peripheral Information and Electrical Specifications
7-56, and
Figure 7-57
Rise time - RP1CLKP 10% to 90%
Fall time - RP1CLKP 90% to 10%
Period jitter (peak-to-peak), RP1CLK(N)
Period jitter (peak-to-peak), RP1CLK(P)
Bit period, RP1FB(N)
Bit period, RP1FB(P)
Rise time - RP1FBN 10% to 90%
Fall time - RP1FBN 90% to 10%
Rise time - RP1FBP 10% to 90%
Fall time - RP1FBP 90% to 10%
Setup time - RP1FBN valid before RP1CLKP high
Setup time - RP1FBN valid before RP1CLKN low
Setup time - RP1FBP valid before RP1CLKP high
Setup time - RP1FBP valid before RP1CLKN low
Hold time - RP1FBN valid after RP1CLKP high
Hold time - RP1FBN valid after RP1CLKN low
Hold time - RP1FBP valid after RP1CLKP high
Hold time - RP1FBP valid after RP1CLKN low
PHY Sync and Radio Sync Pulses
Pulse duration, PHYSYNC high
Cycle time, PHYSYNC pulse to PHYSYNC pulse
Pulse duration, RADSYNC high
Cycle time, RADSYNC pulse to RADSYNC pulse
6
RP1 Frame Burst BIT 0
8
1
2
4
RP1 Frame Burst BIT 2
9
Copyright 2012 Texas Instruments Incorporated
Min
Max
350.00
350.00
600
600
8 * C1
8 * C1
8 * C1
8 * C1
350.00
350.00
350.00
350.00
2
2
2
2
2
2
2
2
6.50
10.00
6.50
1.00
3
5
RP1 Frame Burst BIT N
Submit Documentation Feedback
www.ti.com
Unit
ps
ps
ps
ps
ns
ns
ps
ps
ps
ps
ns
ns
ns
ns
ns
ns
ns
ns
ns
ms
ns
ms

Advertisement

Table of Contents
loading

Table of Contents