Automatic Algorithm Execution Status; Table C.5A Hardware Sequence Flag's Bit Assignment; Table C.5B Hardware Sequence Flag - Fujitsu F2MC-16LX MB90580 Series Hardware Manual

16-bit microcontrollers
Hide thumbs Also See for F2MC-16LX MB90580 Series:
Table of Contents

Advertisement

C.5 Execution Status of Automatic Algorithm
In the flash memory, the programming or erasing can be done by Automatic Algorithm, so that there is a
Hardware Sequence Flag in the flash memory, which indicates the operation status and the operation
completion. In the Automatic Algorithm, internal flash memory operation status can be checked by the
hardware sequence flag which will be discussed in this section.
Hardware Sequence Flag
Hardware Sequence Flag consists of 4 flags, DQ7 (Data polling flag), DQ6 (Toggle bit flag),
DQ5 (Exceeded timing limits flag) and DQ3 (Sector erase timer flag). These flag are used to check
whether the programming or erasing the flash memory is completed and whether erase code are valid.
Hardware sequence flag is a checking point when performing read access to the address of the sector
in the flash memory and after issuing the command sequence (see Table C.4a). Table C.5a shows the
bit assignment of the hardware sequence flag.
Hardware sequence Flag
To check whether the Automatic Program/Erase Algorithm is under processing, it can be determined by
either checking the hardware sequence flag or RDY bit of the flash control register (FMCS). After
programming/erasing operation is completed, the flash memory will return to read/reset status. When
making a control software, it is necessary to check the Automatic Program/Erase Algorithm completion
by either the hardware sequence flag or RDY bit of the flash control register (FMCS) before going to
other process such as reading data. It is also possible to check the next and the following sector erase
code issued is valid by the hardware sequence flag. Table C.5b shows the function of each hardware
sequence flag.
Status
Change
in
normal
operation
Abnormal
Operation

Table C.5a Hardware sequence flag's bit assignment

Bit number

Table C.5b Hardware Sequence Flag

Status
Programming →
Programming complete
(When program address is indicated)
Chip/Sector erase →
Erase is completed
Sector erase wait → Erase start
Sector erase →
Sector erase suspend
(Sector being erased)
Sector erase suspend →
Sector erase resume
(Sector being erased)
Sector erase suspend is in progress
(Sector not being erased)
Programming operation
Chip/Sector erase
7
6
5
DQ7
DQ6
DQ5
DQ7
DQ7 →
DATA:7
0 → 1
0
0 → 1
1 → 0
DATA:7
DQ7
0
4
3
2
DQ3
DQ6
DQ5
Toggle →
0 →
DATA:6
DATA:5
Toggle →
0 → 1
Stop
0 → 1
Toggle
Toggle → 1
0
1 → Toggle
0
DATA:6
DATA:5
Toggle
1
Toggle
1
1
0
DQ3
0 →
DATA:3
1
1
1 → 0
0 → 1
DATA:3
0
1

Advertisement

Table of Contents
loading

This manual is also suitable for:

F2mc-16lx mb90v580F2mc-16lx mb90583F2mc-16lx mb90f583

Table of Contents