Consecutive Bytes In Hardware Implementation; Address, Data Bus, And Byte Enables For 32-Bit Bus - Intel 80386 Reference Manual

LOCAL BUS INTERFACE
A
"-
L
031-024
MEMORY
Cs
r
....
A ' "
L
023-016
MEMORY
Cs
J
....
V
80386
'"
r-
015-08 MEMORY
Cs
....
V
A
f-
07-00
MEMORY CS
....
V
I
BEO#
BE1#
BE2#
BE3#
Figure 3-5. Consecutive Bytes in Hardware Implementation
BEO
BE1
BE2
BE3
BEO
BE1
BE2
BE3
BEO
BYTE
ADDRESS
0
1
2
3
4
5
6
7
8
-
-
-
WORD
ADDRESS
0
0
2
2
4
4
6
6
8
-
-
-
131 24123 16115
81 7
BE3# BE2# BE1#
DWORD
ADDRESS
0
0
0
0
4
4
4
4
8
-
-
-
BEO#
01
Figure 3-6. Address, Data Bus, and Byte Enables for 32-Bit Bus
3-9
G30107
G30107