Clock Generator
VCCCK
F4
HCB-2012K-121T30
1
2
+3VS
C327
C273
C288
+
+
0.1UF
10UF/6.3V
10UF/6.3V
R542
10K
VCCCK
R517
Z0404
VCCP
220
FB FA CoreFreq
FSB
0 0
100MHz
100MHz
[2,5]
FSA
0 1
133MHz
533MHz
[2,5]
FSB
1 0
200MHz
800MHz
1 1
Reserved
[8,9,14]
SMBCLK
[8,9,14]
SMBDATA
DOT
FS4
3V661
3V662
3V663
C318
C286
C285
C281
C264
C265
C287
0.1UF
0.1UF
0.1UF
0.1UF
0.1UF
0.1UF
0.1UF
R210
VCC48
3
VCCCK
VDD_REF
10
VDD_PCI1
10
C276
16
VDD_PCI2
+
C272
24
VDD_3V66
34
0.1UF
VDD_48
10UF/6.3V
36
VDD_SRC
42
F3
VDD_CPU1
48
VDD_CPU2
1
2
VCCA
+3VS
HCB1608K-121T25
C259
+
C263
55
VDD_A
0.1UF
10UF/6.3V
Z0401
35
VTT_PWRGD#
C
C764
B
2N3904
E
VCCCK VCCCK
Z0402
4
XIN
Q57
27PF
X1
C765
R544
R545
14.31M
Z0403
5
XOUT
1K
1K
27PF
FSA
51
FS_A
FSB
56
FS_B
R547
1K
Z0405
49
PCI_STP#
R546
1K
Z0406
50
VCCCK
CPU_STP
R557
1K
Z0407
21
PWRDWN#
SMBCLK
R558
33
SCLK
28
SCL
SMBDATA
R543
33
SDAT
30
SDA
6
VSS_REF
11
VSS_PCI
17
VSS_PCI1
25
VSS_3V66
33
VSS_48
39
VSS_SRC
45
VSS_CPU
53
VSS_IREF
54
VSS_A
U39
ICS952618
ITPCLK
ITPCLK#
ICHCLK100
ICHCLK100#
GMCHCLK
GMCHCLK#
CPUCLK
C763
C762
C761
C703
C702
CPUCLK#
10PF
10FP
10PF
10PF
10PF
7
PCI_F0
R570
33
PCLKICH
PCIF_0
8
PCI_F1
PCIF_1
9
PCI_F2
PCIF_2
12
PCICKA
R560
33
PCLKPCM
PCI_0
13
PCICKB
R561
33
PCLKSIO
PCI_1
14
PCICKC
R562
33
PCLKH8
PCI_2
15
PCICKD
R563
33
PCLK1394
PCI_3
18
PCICKE
R564
33
PCLKLAN
PCI_4
19
PCICKF
PCI_5
20
PCKSIO
R565
33
PCLKMINI
PCI_6
41
CPUCLK0
3
2
GMCHCLK
CPU_0
40
CPUCLK0-
4
1
GMCHCLK#
CPU_0#
4P2RX33
RP132
ITPCLK
44
CPUCLK1
3
2
CPU_1
43
CPUCLK1-
4
1
ITPCLK#
CPU_1#
*4P2RX33
RP131
47
CPUCLK2
3
2
CPUCLK
CPU_2
46
CPUCLK2-
4
1
CPUCLK#
CPU_2#
4P2RX33
RP130
22
3V660
3V66_0
23
3V661
R571
33
MCHCLK66
3V66_1
26
3V662
R572
33
ICHCLK66
3V66_2
27
3V663
R573
33
AGPCLK66
3V66_3
29
3V664
3V66_4/VCH
32
DOT
R529
33
SIOCLK48
DOT_48
31
FS4
R530
33
USBCLK48
USB_48
2
REF0
R569
33
CODECCLK14
REF_0
1
REF1
R559
33
ICHCLK14
REF_1
*4P2RX33
RP133
38
SRCCLK1
3
2
ICHCLK100
SRC
37
SRCCLK1-
4
1
ICHCLK100#
SRC#
(2.32mA)
52
Z0408
IREF
R531
475 1%
Please Close The Clock Gen.
R533
R532
R537
R536
R539
R538
R535
R534
49.9 1%
49.9 1%
49.9 1%
49.9 1%
49.9 1%
49.9 1%
49.9 1%
49.9 1%
Clock Generator (71-56P00-D05) B - 5
Schematic Diagrams
PCLKICH [15]
PCLKPCM [18]
PCLKSIO [21]
PCLKH8
[22]
PCLK1394 [19]
PCLKLAN [20]
PCLKMINI [24]
GMCHCLK [5]
Sheet 4 of 29
GMCHCLK# [5]
ITPCLK
[2]
ITPCLK#
[2]
Clock Generator
CPUCLK
[2]
CPUCLK# [2]
MCHCLK66 [5]
ICHCLK66 [14]
AGPCLK66 [10]
SIOCLK48 [21]
USBCLK48 [14]
CODECCLK14 [23]
ICHCLK14 [14]
ICHCLK100 [14]
ICHCLK100# [14]
Need help?
Do you have a question about the D500P and is the answer not in the manual?
Questions and answers