IEI Technology Rocky-3702EV User Manual page 28

Celeron & pentium iii processor with vga & ethernet sbc
Table of Contents

Advertisement

DRAM Integrity Mode > to choose DRAM Integrity Mode;
ECC/EC will enable the Error Checking and Correction
DRAM integrity mode.
DRAM Refresh Rate > to specify the timing for DRAM
Refresh.
Memory Hole : to specify the location of a memory hole in
the CMOS RAM. This setting reserve 15MB to 16MB
memory address space for ISA expansion cards that
specifically require this setting. Memory from 15MB and up
will be unavailable to the system because expansion cards
can only access memory up to 16MB.
VGA Frame Buffer USWC > to specify whether or not a
caching of the video A000-BFFF RAM is allowed. Enabled
will give you better system performance.
PCI Frame Buffer USWC > to specify whether or not a
caching of the PCI VGA frame buffer is allowed.
USWC Write Post > to Enable or Disable the use of
Uncacheable, Speculatable, Write-Combined memory.
Graphics Aperture Size > to define the size of Graphics
Aperture.
Search for MDA Resources > to allow the BIOS to
search for MDA resources or not.
8bit I/O Recovery Time > to define the length of time
for 8 bit I/O recovery.
16bit I/O Recovery Time > to define the length of time
for 16 bit I/O recovery.
26

Advertisement

Table of Contents
loading

Table of Contents