Mitsubishi Electric MELSEC Q Series User Manual page 178

3) Flow of sending data from CPU No.3 to other CPUs
<Parameter setting>
Figure 4.34 shows the settings related to sending and receiving CPU No.3 data ((g) to (i) in Figure 4.34) in
the setting example of auto refresh in Figure 4.34.
(g) Receive setting from CPU No.3
(1) Auto refresh setting of CPU No.1
Figure 4.34 Auto refresh setting related to sending and receiving CPU No.3 data
<Flow of sending data from CPU No.3 to other CPUs>
• CPU No.3 writes device data set in Auto refresh (CPU No.3 send data) to the auto refresh area in CPU
No.3 at END processing.
• CPU No.3 sends data in auto refresh area of CPU No.3 to CPU No.1 and CPU No.2 in multiple CPU
high speed transmission cycle.
• CPU No.1 and No.2 read the received data from CPU No.3 to a device set in Auto refresh (CPU No.3
receive area) at END processing.
PLC No.1
Multiple CPU high speed transmission area
PLC No.1
User free area User free area
Auto refresh area
PLC No.2
User free area User free area
Auto refresh area
PLC No.3
User free area User free area
Auto refresh area
Device Device
B0 B0
to
CPU No.1 send data CPU No.1 send data
B1F
B20 B20
to
CPU No.2 receive area CPU No.2 receive area
B3F
3)
B40 B40
to CPU No.3 receive area CPU No.3 receive area
B5F
W0 W0
to
CPU No.1 send data CPU No.1 send data
W1F
W20 W20
to
CPU No.2 receive area CPU No.2 receive area
W3F
3)
W40 W40
to CPU No.3 receive area CPU No.3 receive area
W5F
1) Writing by END processing of CPU No.3 1) Writing by END processing of CPU No.3
2) Sending data from CPU No.3 to CPU No.1 and CPU No.2 2) Sending data from CPU No.3 to CPU No.1 and CPU No.2
3) Reading by END processing of CPU No.1 3) Reading by END processing of CPU No.1
4) Reading by END processing of CPU No.2 4) Reading by END processing of CPU No.2
(h) Receive setting of CPU No.3
(2) Auto refresh setting of CPU No.2
PLC No.2
Multiple CPU high speed transmission area
PLC No.1
User free area User free area
Auto refresh area
PLC No.2
User free area User free area
Auto refresh area
PLC No.3 PLC No.3
User free area User free area
2)
Auto refresh area
Device Device
M0 M0
to CPU No.1 receive area CPU No.1 receive area
M31
M32 M32
to
CPU No.2 send data CPU No.2 send data
M63
M64 M64
to CPU No.3 receive area CPU No.3 receive area
M95
W0 W0
to
CPU No.1 receive area CPU No.1 receive area
W1F
W20 W20
to CPU No.2 send data CPU No.2 send data
W3F
W40 W40
to CPU No.3 receive area CPU No.3 receive area
W5F
Figure 4.35 Flow of sending data from CPU No.3 to other CPUs
CHAPTER4 COMMUNICATIONS BETWEEN CPU MODULES
(i) Send setting from CPU No.3
(3) Auto refresh setting of CPU No.3
Multiple CPU high speed transmission area
PLC No.1
PLC No.2
PLC No.3 PLC No.3
2)
1)
B0 B0
to
CPU No.1 receive area CPU No.1 receive area
B1F
B20 B20
to
CPU No.2 receive area CPU No.2 receive area
B3F
4)
B40 B40
to CPU No.3 send data CPU No.3 send data
B5F
D0 D0
to CPU No.1 receive area CPU No.1 receive area
D31
D32 D32
to CPU No.2 receive area CPU No.2 receive area
D63
4)
D64 D64
CPU No.3 send data CPU No.3 send data
to
D95
PLC No.3
User free area User free area
Auto refresh area
User free area User free area
Auto refresh area
User free area User free area
Auto refresh area
Device Device
4 - 32
1
2
3
4
5
6
7
8