Motorola M68000 User Manual page 65

BUS RELEASED FROM THREE STATE AND PROCESSOR STARTS NEXT BUS CYCLE
BGACK NEGATED
BG ASSERTED AND BUS THREE STATED
BR VALID INTERNAL
BR SAMPLED
BR ASSERTED
CLK
S0 S1 S2 S3 S4 S5 S6 S7
BR
BG
BGACK
FC2–FC0
A23–A1
AS
UDS
LDS
R/W
DTACK
D15–D0
PROCESSOR
Figure 5-20. 3-Wire Bus Arbitration Timing Diagram—Bus Inactive
MOTOROLA M68000 8-/16-/32-BIT MICROPROCESSORS USER'S MANUAL
Freescale Semiconductor, Inc.
BUS
INACTIVE
For More Information On This Product,
Go to: www.freescale.com
ALTERNATE BUS MASTER
S0 S1 S2 S3 S4
PROCESSOR
5- 19