Motorola M68000 User Manual page 140

9.12 EXCEPTION PROCESSING EXECUTION TIMES
Table 9-19 lists the timing data for exception processing. The numbers of clock periods
include the times for all stacking, the vector fetch, and the fetch of the first instruction of
the handler routine. The total number of clock periods, the number of read cycles, and the
number of write cycles are shown in the previously described format. The number of clock
periods, the number of read cycles, and the number of write cycles, respectively, must be
added to those of the effective address calculation where indicated by a plus sign (+).
MOTOROLA M68000 8-/16-/32-BIT MICROPROCESSORS USER'S MANUAL
Freescale Semiconductor, Inc.
Table 9-19. Exception Processing
Execution Times
Exception
Address Error
Breakpoint Instruction*
Bus Error
CHK Instruction**
Divide By Zero
Illegal Instruction
Interrupt*
MOVEC, Illegal Control Register**
Privilege Violation
Reset***
RTE, Illegal Format
RTE, Illegal Revision
Trace
TRAP Instruction
TRAPV Instruction
+ Add effective address calculation time.
* The interrupt acknowledge and breakpoint cycles
are assumed to take four clock periods.
** Indicates maximum value.
*** Indicates the time from when RESET and HALT
are first sampled as negated to when instruction
execution starts.
For More Information On This Product,
Go to: www.freescale.com
126(4/26)
45(5/4)
126(4/26)
44(5/4)+
42(5/4)+
38(5/4)
46(5/4)
46(5/4)
38(5/4)
40(6/0)
50(7/4)
70(12/4)
38(4/4)
38(4/4)
38(5/4)
9- 13