Table of Contents
Advertisement
Figure 2-6.
Dual-Core Intel® Xeon® Processor LV 5148/5138/5128 V
Transient Tolerance Load Lines
Notes:
1.
The V
CC_MIN
overshoot specifications.
2.
Refer to
3.
Refer to
4.
The load lines specify voltage limits at the die measured at the VCC_DIE_SENSE and VSS_DIE_SENSE
lands and the VCC_DIE_SENSE2 and VSS_DIE_SENSE2 lands. Voltage regulation feedback for voltage
regulator circuits must also be taken from processor VCC_DIE_SENSE and VSS_DIE_SENSE lands and
VCC_DIE_SENSE2 and VSS_DIE_SENSE2 lands. Refer to the Voltage Regulator Module (VRM) and
Enterprise Voltage Regulator Down (EVRD) 11.0 Design Guidelines for socket load line guidelines and VR
implementation. Please refer to the appropriate platform design guide for details on VR implementation.
Table 2-15. AGTL+ Signal Group DC Specifications
Symbol
V
IL
V
IH
V
OH
R
ON
I
LI
Notes:
1.
Unless otherwise noted, all specifications in this table apply to all processor frequencies.
2.
V
is defined as the maximum voltage level at a receiving agent that will be interpreted as a logical low
IL
value.
3.
V
is defined as the minimum voltage level at a receiving agent that will be interpreted as a logical high
IH
value.
4.
V
and V
IH
signal quality specifications.
5.
This is the pull down driver resistance. Refer to processor I/O Buffer Models for I/V characteristics.
Measured at 0.31*V
6.
GTLREF should be generated from V
specifications is the instantaneous V
7.
Specified when on-die R
Table 2-16. CMOS Signal Group and TAP Signal Group DC Specifications
Symbol
V
IL
V
IH
V
OL
34
0
0
10
10
VID - 0.000
VID - 0.000
VID - 0.020
VID - 0.020
VID - 0.040
VID - 0.040
Vcc
Vcc
VID - 0.060
VID - 0.060
Minimum
Minimum
VID - 0.080
VID - 0.080
VID - 0.100
VID - 0.100
and V
loadlines represent static and transient limits. Please see
CC_MAX
Table 2-13
for processor VID information.
Table 2-14
for V
Static and Transient Tolerance
CC
Parameter
Input Low Voltage
Input High Voltage
GTLREF+0.10
Output High Voltage
Buffer On Resistance
Input Leakage Current
may experience excursions above V
OH
. R
(min) = 0.225*R
TT
ON
TT
.
TT
and R
are turned off. V
TT
ON
Parameter
Input Low Voltage
Input High Voltage
Output Low Voltage
Icc [A]
Icc [A]
20
20
Vcc
Vcc
Typical
Typical
Min
Typ
-0.10
0
GTLREF-0.10
V
TT
V
- 0.10
N/A
TT
10.00
11.50
N/A
N/A
. However, input signal drivers must comply with the
TT
. R
(typ) = 0.250*R
TT
ON
with a 1% tolerance resistor divider. The V
between 0 and V
IN
Min
Typ
-0.10
0.00
0.7*V
V
TT
TT
-0.10
0
®
Dual-Core Intel
Xeon
Electrical Specifications
Static and
CC
30
30
40
40
Vcc
Vcc
Maximum
Maximum
Section 2.13.1
Max
Units
Notes
V
V
+0.10
V
TT
V
V
TT
13.00
Ω
± 100
μA
. R
(max) = 0.275*R
.
TT
ON
TT
referred to in these
TT
.
TT
Max
Units
Notes
0.3*V
V
TT
V
+0.1
V
TT
0.1*V
V
TT
®
Processor 5100 Series Datasheet
for VCC
1
2,4,6
3,6
4,6
5
7
1
2,3
2
2
Advertisement
Table of Contents
