Interrupt Level Setting Registers (Ilr1, Ilr2, Ilr3) - Fujitsu Semiconductor Controller MB89950/950A Hardware Manual

CHAPTER 3 CPU
3.4.1

Interrupt Level Setting Registers (ILR1, ILR2, ILR3)

The interrupt level setting registers (ILR1, ILR2, ILR3) together contain 12 blocks of 2-bit
data, with each data corresponding to an interrupt request from a peripheral function.
The interrupt level for each interrupt is set in that interrupt's corresponding 2-bit data
(interrupt level setting bits).
I Structure of interrupt level setting registers (ILR1, ILR2, ILR3)
Register
ILR1
ILR2
ILR3
W: Write-only
Two bits of the interrupt level setting registers are allocated to each interrupt request. The value of the
interrupt level setting bits in these registers sets the interrupt priority (interrupt levels 1 to 3).
The interrupt level setting bits are compared with the interrupt level bits in the condition code register
(CCR: IL1, IL0).
The CPU does not accept interrupt requests set to interrupt level 3.
Table 3.4-2 "Interrupt level setting bit and interrupt level" shows the relationship between the interrupt
level setting bits and the interrupt levels.
Table 3.4-2 Interrupt level setting bit and interrupt level
L01 to LB1
0
0
1
1
Reference:
The interrupt level bits in the condition code register (CCR: IL1, IL0) are normally "11
program execution.
Note:
As the IRL1, ILR2, and ILR3 registers are write-only, the bit manipulation instructions cannot be used.
36
Figure 3.4-1 Structure of interrupt level setting registers
Address Bit 7 Bit 6
007C L31 L30
H
W W
007D L71 L70
H
W W
007E LB1 LB0
H
W W
L00 to LB0
0
1
0
1
Bit 5 Bit 4 Bit 3 Bit 2
L21 L20 L11 L10
W W W W
L60 L51 L50
L61
W W W W
LA1 LA0 L91
L90
W W W W
Interrupt
request level
1
2
3
Bit 1 Bit 0 Initial value
L00 11111111
L01
B
W W
L41 L40 11111111
B
W W
L81 L80 11111111
B
W W
Priority
High
Low (no interrupt)
B
" during main