Alinx Z19 User Manual page 17

PS_DDR4_A10
PS_DDR4_A11
PS_DDR4_A12
PS_DDR4_A13
PS_DDR4_ACT_B
PS_DDR4_ALERT_B
PS_DDR4_BA0
PS_DDR4_BA1
PS_DDR4_BG0
PS_DDR4_CAS_B
PS_DDR4_CKE0
PS_DDR4_CLK0_N
PS_DDR4_CLK0_P
PS_DDR4_CS0_B
PS_DDR4_ODT0
PS_DDR4_PARITY
PS_DDR4_RAS_B
PS_DDR4_RESET_B
PS_DDR4_WE_B
PL Side DDR4 DRAM pin assignment:
Signal Name
PL_DDR4_DQS0_N
PL_DDR4_DQS0_P
PL_DDR4_DQS1_N
www.alinx.com
PS_DDR_A10_504
PS_DDR_A11_504
PS_DDR_A12_504
PS_DDR_A13_504
PS_DDR_ACT_N_504
PS_DDR_ALERT_N_504
PS_DDR_BA0_504
PS_DDR_BA1_504
PS_DDR_BG0_504
PS_DDR_A15_504
PS_DDR_CKE0_504
PS_DDR_CK_N0_504
PS_DDR_CK0_504
PS_DDR_CS_N0_504
PS_DDR_ODT0_504
PS_DDR_PARITY_504
PS_DDR_A16_504
PS_DDR_RAM_RST_N_504
PS_DDR_A14_504
Pin Name
IO_L4N_T0U_N7_DBC_AD7N_71
IO_L4P_T0U_N6_DBC_AD7P_71
IO_L10N_T1U_N7_QBC_AD4N_71
Z19 User Manual
AU35
AU36
AW36
AW37
AR37
AM36
AN37
AN36
AP36
AW34
AY38
BA37
BA36
AY37
BB39
AM35
AR34
AM34
AW35
Pin Number
N19
N20
J22
17 /
74