GE LOGIQ 5 Service Manual page 140

Hide thumbs Also See for LOGIQ 5:
Table of Contents

Advertisement

GE M
S
EDICAL
YSTEMS
D
2300000, R
IRECTION
EVISION
5-4-6
FEC
CLK Generator Block:
Generates 40MHz (two phases), and 26.6MHz clock using 160MHz master clock.
Real Time Controller (RTCL):
The TRIG cyclical Real Time Control is done by SH4 RISC processor. SH4 is a one of MID BUS
agent through SH-PCI bridge.
PCI - PCI Bridge:
It Bridges between Mid bus and host side PCI bus by using i960RP. Mid bus is basically compliant
to CompactPCI. Primary side PCI is connected to Host PC through PCIcable and PC2IP which is
mounted on PCI slot of PC-motherboard.
Image Data Transferring:
It receives image data from COMSO, and send them to Host side. Data are buffered when receiving
on COMSO data bus. After buffered, data are stored and handled on Local side of i960. And DMA
function of i960RP perform data transferring to host PC memory.
-
5 - 12
1
(cont'd)
Peripheral Control:
The SH4 or i960RP also performs other functions like safety observation, HV Control and so
on.
Section 5-4 - Front End
LOGIQ™ 5 S
M
ERVICE
ANUAL

Advertisement

Table of Contents
loading

Table of Contents