To test the single-clock, multiple-edge, state acquisition (logic analyzer)
Test the next channels
•
Connect the next combination of data channels and clock channels, then test them.
Start on page 3–50, "Connect the logic analyzer," connect the next combination, then
continue through the complete test.
3–58