NEC 78K0/KB1+ Preliminary User's Manual page 302

8-bit single-chip microcontrollers
Table of Contents

Advertisement

The STOP mode can be released by the following two sources.
(a) Release by unmasked interrupt request
When an unmasked interrupt request is generated, the STOP mode is released.
stabilization time has elapsed, if interrupt acknowledgment is enabled, vectored interrupt servicing is carried
out. If interrupt acknowledgment is disabled, the next address instruction is executed.
Figure 15-6. STOP Mode Release by Interrupt Request Generation
Standby release signal
Status of CPU
Operating mode
High-speed system clock
Standby release signal
Status of CPU
Ring-OSC clock
Remarks 1. The broken lines indicate the case when the interrupt request that has released the standby
mode is acknowledged.
2. f
: Ring-OSC clock oscillation frequency
R
302
CHAPTER 15 STANDBY FUNCTION
(1) When high-speed system clock is used as CPU clock
STOP
instruction
STOP mode
(High-speed
system clock)
Oscillation stopped
Oscillates
(2) When Ring-OSC clock is used as CPU clock
STOP
instruction
Operating mode
STOP mode
(Ring-OSC clock)
Preliminary User's Manual U16846EJ1V0UD
Wait
(set by OSTS)
Oscillation stabilization
wait status
Oscillates
Oscillation stabilization time (set by OSTS)
Operation
Operating mode
stopped
(17/f
)
(Ring-OSC clock)
R
Oscillates
After the oscillation
Operating mode
(High-speed system clock)

Advertisement

Table of Contents
loading

This manual is also suitable for:

Ypd78f0101hYpd78f0102hYpd78f0103h

Table of Contents