Table of Contents
Advertisement
(4) Permissible baud rate range during reception
The permissible error from the baud rate at the transmission destination during reception is shown below.
Caution Make sure that the baud rate error during reception is within the permissible error range, by
using the calculation expression shown below.
Figure 12-26. Permissible Baud Rate Range During Reception
Data frame length
of UART6
Minimum permissible
data frame length
Maximum permissible
data frame length
As shown in Figure 12-26, the latch timing of the receive data is determined by the counter set by baud rate
generator control register 6 (BRGC6) after the start bit has been detected. If the last data (stop bit) meets this
latch timing, the data can be correctly received.
Assuming that 11-bit data is received, the theoretical values can be calculated as follows.
−
1
FL = (Brate)
Brate: Baud rate of UART6
k:
Set value of BRGC6
FL:
1-bit data length
Margin of latch timing: 2 clocks
Minimum permissible data frame length: FLmin = 11 × FL −
260
CHAPTER 12 SERIAL INTERFACE UART6
Latch timing
Start bit
Bit 0
Bit 1
FL
Start bit
Bit 0
Bit 1
Start bit
Bit 0
Bit 1
Preliminary User's Manual U16846EJ1V0UD
Bit 7
Parity bit
1 data frame (11 × FL)
Bit 7
Parity bit
FLmin
Bit 7
Parity bit
FLmax
k − 2
21k + 2
× FL =
FL
2k
2k
Stop bit
Stop bit
Stop bit
Advertisement
Table of Contents
