Xilinx Zynq UltraScale+ RFSoC ZCU208 User Manual page 30

Table 3: Command List (cont'd)
Command
SetClkDistribution
SetCoarseDelaySettings
SetDACPowerMode
SetDACVOP
SetDataPathMode
SetDecimationFactor
SetDecimationFactorObs
SetDecoderMode
SetDither
SetDSA
SetFabClkOutDiv
SetFabRdVldWords
SetFabRdVldWordsObs
SetFabWrVldWords
SetIMRPassMode
SetInterpolationFactor
SetInvSincFIR
SetMixerSettings
SetMMCMReg
SetNyquistZone
SetQMCSettings
UG1433 (v1.2) October 27, 2021
RF Data Converter Evaluation Tool User Guide
Input Parameters
Distribution_Settings.SourceType
Distribution_Settings.SourceTileId
Distribution_Settings.EdgeTypes[0]
Distribution_Settings.EdgeTypes[1]
Distribution_Settings.EdgeTileIds[0]
Distribution_Settings.EdgeTileIds[1]
Distribution_Settings.DistRefClkFreq
Distribution_Settings.DistributedClock
Distribution_Settings.SourceTileId
Distribution_Settings.SampleRates[0][0]
Distribution_Settings.SourceType
Distribution_Settings.SampleRates[0][1]
Distribution_Settings.EdgeTileIds[0]
Distribution_Settings.SampleRates[0][2]
Distribution_Settings.EdgeTileIds[1]
Distribution_Settings.SampleRates[0][3]
Distribution_Settings.EdgeTypes[0]
Distribution_Settings.SampleRates[1][0]
Distribution_Settings.EdgeTypes[1]
Distribution_Settings.SampleRates[1][1]
Distribution_Settings.DistRefClkFreq
Distribution_Settings.SampleRates[1][2]
Distribution_Settings.DistributedClock
Distribution_Settings.SampleRates[1][3]
Distribution_Settings.SampleRates[0][0]
Distribution_Settings.ShutdownMode
Distribution_Settings.SampleRates[0][1]
Distribution_Settings.Info.MaxDelay
Distribution_Settings.SampleRates[0][2]
Distribution_Settings.Info.MinDelay
Distribution_Settings.SampleRates[0][3]
Distribution_Settings.Info.IsDelayBalanced
Distribution_Settings.SampleRates[1][0]
Distribution_Settings.Info.Source
Distribution_Settings.SampleRates[1][1]
Distribution_Settings.Info.UpperBound
Distribution_Settings.SampleRates[1][2]
Distribution_Settings.Info.LowerBound
Distribution_Settings.SampleRates[1][3]
Distribution_Settings.Info.ClkSettings[Type][Tile_Id].SourceType
Distribution_Settings.ShutdownMode
Distribution_Settings.Info.ClkSettings[Type][Tile_Id].SourceTile
Distribution_Settings.Info.ClkSettings[Type][Tile_Id].PLLEnable
Distribution_Settings.Info.ClkSettings[Type][Tile_Id].RefClkFreq
Distribution_Settings.Info.ClkSettings[Type][Tile_Id].SampleRate
Distribution_Settings.Info.ClkSettings[Type][Tile_Id].DivisionFactor
Distribution_Settings.Info.ClkSettings[Type][Tile_Id].DistributedClock
Distribution_Settings.Info.ClkSettings[Type][Tile_Id].Delay
With Type 0 for ADC, Type 1 for DAC. Tile_Id from 0 to 3
Type, Tile, Block, Settings.CoarseDelay,
None
Settings.EventSource
Board_id, Tile, Block, op_current Board_id, Tile, Block, op_current
Tile, Block, uACurrent None
Tile, Block, Mode Tile, Block, Mode
Tile, Block, Decimation Factor None
Tile, Block, Decimation Factor None
Tile, Block, Decoder Mode None
Tile, Block, Mode Tile, Block, Mode
Tile, Block, DisableRTS, Attenuation Tile, Block, Attenuation
Type, Tile, FabClkDiv None
Tile, Block, FabricDataRate None
Tile, Block, FabricDataRate None
Tile, Block, FabricDataRate None
Tile, Block, Mode Tile, Block, Mode
Tile, Block, InterpolationFactor None
Tile, Block, Enable None
Type, Tile, Block, Mixer_Settings.Freq,
Mixer_Settings.PhaseOffset,
Mixer_Settings.EventSource,
Mixer_Settings.MixerType, None
Mixer_Settings.CoarseMixFreq,
Mixer_Settings.MixerMode,
Mixer_Settings.FineMixerScale
Type, Tile, Mult, Mult_frac, Div,
None
clkout0_div, clkout0_frac
Type, Tile, Block, NyquistZone None
Type, Tile, Block,
QMC_Settings.EnablePhase,
QMC_Settings.EnableGain,
QMC_Settings.GainCorrectionFactor, None
QMC_Settings.PhaseCorrectionFactor,
QMC_Settings.OffsetCorrectionFactor,
QMC_Settings.EventSource
Appendix B: Command List
Output Parameters
Send Feedback
Description
Cf. PG269
Cf. PG269
Cf. PG269
Cf. PG269
Cf. PG269
Cf. PG269
Cf. PG269
Cf. PG269
Cf. PG269
Cf. PG269
Cf. PG269
Cf. PG269
Cf. PG269
Cf. PG269
Cf. PG269
Cf. PG269
Cf. PG269
Cf. PG269
Cf. PG269
Cf. PG269
Cf. PG269
www.xilinx.com
30